CN111565255B - Communication device and modem - Google Patents
Communication device and modem Download PDFInfo
- Publication number
- CN111565255B CN111565255B CN202010344625.5A CN202010344625A CN111565255B CN 111565255 B CN111565255 B CN 111565255B CN 202010344625 A CN202010344625 A CN 202010344625A CN 111565255 B CN111565255 B CN 111565255B
- Authority
- CN
- China
- Prior art keywords
- modem
- storage
- module
- storage module
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04M—TELEPHONIC COMMUNICATION
- H04M11/00—Telephonic communication systems specially adapted for combination with other electrical systems
- H04M11/06—Simultaneous speech and data transmission, e.g. telegraphic transmission over the same conductors
- H04M11/066—Telephone sets adapted for data transmision
Abstract
A communication device and modem, the communication device comprising: a processing device; a first memory module coupled to the processing device and the modem, respectively; the processing device shares the first memory module with the modem; a second storage module coupled with the modem; the second storage module is a dedicated storage module of the modem; a modem including a storage control module; and the storage control module is suitable for determining whether to access the first storage module or the second storage module according to the address corresponding to the data processing request when the data processing request is received. The scheme can reduce the cost of the communication device and improve the real-time performance of the modem.
Description
Technical Field
The present invention relates to the field of communications technologies, and in particular, to a communications device and a modem.
Background
The existing modem is indispensable for accessing a Double Data Rate Synchronous Dynamic Random Access Memory (DDR SDRAM for short). Both the MCU and the Hardware (hard HW) accelerators in the modem require DDR to handle large data volume buffering.
In some prior art solutions, a dedicated DDR is configured for the modem, which can meet the data caching requirement of the modem, but the implementation cost is high. Some schemes configure the shared DDR for the modem to meet data caching requirements while reducing product cost. However, the external memory access usually involves a problem of excessive access delay, and cannot be applied to some application scenarios requiring high real-time performance.
Disclosure of Invention
The technical problem solved by the embodiment of the invention is that compromise between the cost of the communication device and the real-time performance of the modem cannot be realized.
To solve the above technical problem, an embodiment of the present invention provides a communication apparatus, including: a processing device; a first memory module coupled to the processing device and the modem, respectively; the processing device shares the first memory module with the modem; a second storage module coupled with the modem; the second storage module is a dedicated storage module of the modem; a modem including a storage control module; and the storage control module is suitable for determining whether to access the first storage module or the second storage module according to the address corresponding to the data processing request when the data processing request is received.
Optionally, the modem further includes: the cache module is used for caching the historical data accessed by the storage control module; the storage control module is also suitable for reading the cache module when receiving the data processing request, and returning a reading result if the data processing request is hit; and if the data processing request is not hit, determining the corresponding storage module according to the address corresponding to the data processing request.
Optionally, the cache module caches data accessed historically and frequently by the storage control module.
Optionally, the modem includes an interface unit, and the interface unit is configured to communicate with the processing device based on a serial bus.
Optionally, the storage capacity of the first storage module is greater than the storage capacity of the second storage module.
Optionally, the processing device is an application processor.
To solve the above technical problem, an embodiment of the present invention further provides a modem, including: the storage control module is suitable for determining a corresponding storage module according to an address corresponding to a data processing request when the data processing request is received, and comprises a first storage module and a second storage module, wherein the first storage module is coupled with an external processing device and the modem, and the second storage module is coupled with the modem; the external processing device shares the first memory module with the modem; the second storage module is a dedicated storage module of the modem.
Optionally, the modem further includes: the cache module is used for caching the historical data accessed by the storage control module; the storage control module is also suitable for reading the cache module when receiving the data processing request, and returning a reading result if the data processing request is hit; and if the data processing request is not hit, determining the corresponding storage module according to the address corresponding to the data processing request.
Optionally, the cache module caches data accessed by the storage controller historically and frequently.
Optionally, the modem includes: an interface unit; for communicating with the external processing device over a serial bus.
Optionally, the storage capacity of the first storage module is greater than the storage capacity of the second storage module.
Compared with the prior art, the technical scheme of the embodiment of the invention has the following beneficial effects:
the modem shares a first memory module with the processing device and a dedicated second memory module. The second storage module stores data with high real-time requirement, and the first storage module stores data with low real-time requirement. The first storage module shared by the modem and the processing device can reduce the storage capacity of the second storage module so as to reduce the cost of the modem and further reduce the cost of the communication device; the second storage module is arranged for the modem, so that the real-time performance of the modem can be improved.
Furthermore, after receiving the data processing request, the modem reads the cache module first, and directly returns the read result if the data processing request is hit.
Drawings
Fig. 1 is a schematic structural diagram of a communication device in an embodiment of the present invention;
fig. 2 is a schematic structural diagram of a modem in an embodiment of the present invention.
Detailed Description
As described above, some of the prior art schemes configure a dedicated DDR for the modem, which can meet the data buffering requirement of the modem, but the implementation cost is high. Some schemes configure the shared DDR for the modem to meet data caching requirements while reducing product cost. However, the external memory access usually involves a problem of excessive access delay, and cannot be applied to some application scenarios requiring high real-time performance.
In the embodiment of the invention, the first storage module shared by the modem and the processing device can reduce the storage capacity of the second storage module so as to reduce the cost of the modem; the second storage module is arranged for the modem, so that the real-time performance of the modem can be improved.
In order to make the aforementioned objects, features and advantages of the present invention comprehensible, embodiments accompanied with figures are described in detail below.
Referring to fig. 1, a communication apparatus in an embodiment of the present invention is shown. In an embodiment of the present invention, the communication apparatus may include a processing device 11, a first storage module 12, a second storage module 13, and a modem 14.
In a specific implementation, the processing device 11 may be an Application Processor (AP), or may be another electronic component independent of the modem 14 and capable of implementing data processing.
In an implementation, the first storage module 12 may be coupled to the modem 14 and the processing device 11, respectively. The first memory module 12 may store therein data required for the operation of the processing device 11 and data required for the operation of the modem 14, that is, the processing device 11 and the modem 14 may share the first memory module 12. When the communication device is in operation, the processing device 11 and the modem 14 can perform data reading, writing, erasing and the like on the first storage module 12.
In a specific implementation, the first storage module 12 may be divided into at least two storage areas in advance, wherein one storage area may be used for storing data required by the processing device 11 during operation, and the other storage area may be used for storing data required by the modem 14 during operation. When the first storage module 12 is divided into at least two storage areas, the address space division may be implemented in an address interval division manner, and there is no intersection in the address spaces corresponding to different storage areas.
For example, the first memory module 12 is divided into a region a, a region B, and a region C, and the address intervals of the region a, the region B, and the region C are independent of each other and do not intersect with each other.
In other words, in the embodiment of the present invention, the first storage module 12 may be divided into a plurality of independent storage areas to avoid data cross-connection between different processing devices 11 and between the processing devices 11 and the modem 14.
It will be appreciated that one or more regions of the first memory module 12 may also be shared by different processing devices 11, or shared by the processing devices 11 and the modem 14.
In a specific implementation, the second memory module 13 may be coupled only to the modem 14. In the embodiment of the present invention, the second storage module 13 may be a dedicated storage module of the modem 14, wherein the stored data is data required during the operation of the modem 14.
Referring to fig. 2, a schematic structural diagram of a modem 14 in an embodiment of the present invention is shown.
In an implementation, with reference to fig. 1 and 2, the modem 14 may include a storage control module 141, and the storage control module 141 may be coupled to the second storage module 13. When receiving the data processing request, the memory control module 141 may determine whether to access the first memory module 12 or the second memory module 13 according to the address corresponding to the data processing request.
In practical applications, the modem 14, the processing device 11, etc. belong to a physical layer, and an application layer can be regarded as an upper layer of the physical layer. When the upper layer needs to perform data processing operation, a data processing request is generated and issued to the physical layer, the physical layer executes corresponding data processing operation and feeds back the obtained processing result to the upper layer. The data processing request issued by the upper layer may generally include a type and an address corresponding to the data processing. For example, the data processing request is to read data a, and the corresponding address is the address where data a is stored.
The memory control module 141 of the modem 14, after receiving the data processing request, may obtain an address corresponding to the data processing request, and further determine whether an address space corresponding to the address is in the first memory module 12 or the second memory module 13. If the address space corresponding to the address is in the first storage module 12, the storage control module 141 accesses the first storage module 12; if the address space corresponding to the address is in the second storage module 13, the storage control module 141 accesses the second storage module 13.
In a specific implementation, since the processing device 11 and the modem 14 share the first storage module 12, the first storage module 12 with a larger capacity can be provided. The second memory module 13 is a memory module dedicated to the modem 14, so that a smaller capacity of the second memory module 13 can be provided. In the embodiment of the present invention, the storage capacity of the first storage module 12 may be set to be larger than that of the second storage module 13.
For example, the storage capacity of the first storage module 12 may be set to 512M, and the storage capacity of the second storage module 13 may be set to 128M.
In a specific implementation, the storage control module 141 may communicate with the first storage module 12 through a data BUS (BUS) to perform corresponding operations on the first storage module 12 according to the data processing request.
In practical applications, there are some application scenarios that require high real-time performance, such as a voice call scenario. In the embodiment of the present invention, the data for executing the application scenario with high real-time requirement may be stored in the second storage module 13, and the data for executing the application scenario with low real-time requirement may be stored in the first storage module 12.
In a specific implementation, the first memory module 12 may be a memory module corresponding to the processing device 11. In general, the storage capacity of the first storage module 12 is large, and the first storage module 12 may have a certain storage space that is not used by the processing device 11. Therefore, in the embodiment of the present invention, the unused storage space in the first storage module 12 can be fully utilized and used for storing the data with low real-time requirement corresponding to the modem 14.
Therefore, the modem and the processing device share the first storage module, the storage capacity of the second storage module can be reduced, and the cost of the modem can be reduced. The second storage module is specially arranged for the modem, and the second storage module stores data with higher real-time requirement, so that the real-time performance of the modem can be improved.
In a specific implementation, a buffer module 143 may be further disposed in the modem 14, and the buffer module 143 may be coupled to the storage control module 141 and adapted to buffer the history data recently accessed by the storage control module 141. The cache module 143 may be a primary cache, a secondary cache, or the like.
The storage control module 141 may read the cache module 143 when receiving the data processing request. If the hit can be found from the cache module 143, the read result is directly returned; if the data processing request fails to hit the cache module 143, the storage control module 141 determines the corresponding storage module according to the address corresponding to the data processing request.
Since the cache module 143 stores the history data accessed by the storage control module 141, if the history data includes data corresponding to the current data processing request, the data can be directly read from the cache module 143 and returned. Since there is no need to search for data from the memory module, the data is read from the memory module 143 faster than it is read from the memory module.
In practical applications, the storage capacity of the cache module 143 is usually small to save cost, so that the data that can be stored therein is limited. Therefore, the history data cached by the caching module 143 may be data with the highest access frequency in history by the storage control module 141.
The data cached by the cache module 143 may also be updated, and when the data stored therein reaches the upper limit of the cache module 143, some data may be deleted therefrom and new data may be added.
In a specific implementation, the modem 14 may further include an interface unit 144, and the modem 14 may communicate with the processing device 11 via the interface unit 144 based on a serial bus. In the embodiment of the present invention, the modem 14 may communicate with the processing device 11 through a Peripheral Component Interconnect Express (PCI Express) standard.
In a specific implementation, the modem 14 may further include a function module 142, and the function module 142 may be a Microprocessor (MCU) of the modem 14, a hardware accelerator of the modem 14, or the like.
In the embodiment of the present invention, the first memory module 12 may be a DDR, and the second memory module 13 may also be a DDR.
Although the present invention is disclosed above, the present invention is not limited thereto. Various changes and modifications may be effected therein by one skilled in the art without departing from the spirit and scope of the invention as defined in the appended claims.
Claims (11)
1. A communications apparatus, comprising:
a processing device;
a first storage module coupled to the processing device and a modem, respectively, the processing device and the modem sharing the first storage module; the first memory module comprises at least two memory areas, wherein at least one memory area is used for storing data required by the processing device when in operation, at least one memory area is used for storing data required by the modem when in operation, and: the storage area is used for storing data required by the processing device during operation and is independent from the storage area used for storing the data required by the modem during operation; the first storage module is a storage module corresponding to the processing device and is directly connected with the processing device through a data bus;
a second storage module coupled to the modem, wherein the second storage module is a dedicated storage module for the modem; the first storage module stores data with low real-time requirement when the modem works, and the second storage module stores data with high real-time requirement when the modem works;
the modem comprises a storage control module, wherein the storage control module is suitable for determining whether to access a first storage module or a second storage module according to an address corresponding to a data processing request when the data processing request is received, and the storage control module is indirectly connected with the first storage module through the processing device.
2. The communications apparatus of claim 1, wherein the modem further comprises: the cache module is used for caching the historical data accessed by the storage control module;
the storage control module is also suitable for reading the cache module when receiving the data processing request, and returning a reading result if the data processing request is hit; and if the data processing request is not hit, determining the corresponding storage module according to the address corresponding to the data processing request.
3. The communications apparatus of claim 2, wherein the caching module caches data that is historically accessed frequently by the storage control module.
4. The communication apparatus of claim 2, wherein the modem comprises an interface unit for communicating with the processing device based on a serial bus.
5. The communication apparatus of claim 1, wherein a storage capacity of the first storage module is greater than a storage capacity of the second storage module.
6. A communication apparatus as claimed in any of claims 1 to 5, wherein the processing device is an application processor.
7. A modem, comprising:
the storage control module is suitable for determining a corresponding storage module according to an address corresponding to a data processing request when the data processing request is received, and comprises a first storage module and a second storage module, wherein the first storage module is coupled with an external processing device and the modem, and the second storage module is coupled with the modem; the external processing device shares the first memory module with the modem; the second storage module is a dedicated storage module of the modem; the first storage module comprises at least two storage areas, wherein at least one storage area is used for storing data required by the external processing device when in operation, at least one storage area is used for storing data required by the modem when in operation, and: the memory area used for storing the data required by the external processing device when in operation is independent of the memory area used for storing the data required by the modem when in operation; the first storage module is a storage module corresponding to the processing device and is directly connected with the processing device through a data bus, and the storage control module is indirectly connected with the first storage module through the processing device; the first storage module stores data with low real-time requirement when the modem works, and the second storage module stores data with high real-time requirement when the modem works.
8. The modem of claim 7, wherein the modem further comprises: the cache module is used for caching the historical data accessed by the storage control module;
the storage control module is also suitable for reading the cache module when receiving the data processing request, and returning a reading result if the data processing request is hit; and if the data processing request is not hit, determining the corresponding storage module according to the address corresponding to the data processing request.
9. The modem of claim 8, wherein the cache module caches historically high frequency accessed data by the storage controller.
10. The modem of claim 7, comprising: an interface unit; for communicating with the external processing device over a serial bus.
11. A modem according to any of claims 7 to 10, wherein the storage capacity of the first storage module is greater than the storage capacity of the second storage module.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202010344625.5A CN111565255B (en) | 2020-04-27 | 2020-04-27 | Communication device and modem |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202010344625.5A CN111565255B (en) | 2020-04-27 | 2020-04-27 | Communication device and modem |
Publications (2)
Publication Number | Publication Date |
---|---|
CN111565255A CN111565255A (en) | 2020-08-21 |
CN111565255B true CN111565255B (en) | 2021-12-21 |
Family
ID=72073150
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202010344625.5A Active CN111565255B (en) | 2020-04-27 | 2020-04-27 | Communication device and modem |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN111565255B (en) |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1308744A (en) * | 1998-07-03 | 2001-08-15 | 艾利森电话股份有限公司 | Cache server network |
CN1619524A (en) * | 2003-09-20 | 2005-05-25 | 三星电子株式会社 | Communication device and method having a shared local memory |
CN1619523A (en) * | 2003-09-20 | 2005-05-25 | 三星电子株式会社 | Communication device and method having a common platform |
CN101894082A (en) * | 2010-07-21 | 2010-11-24 | 中兴通讯股份有限公司 | Storage device and smartphone system |
CN102646073A (en) * | 2012-04-28 | 2012-08-22 | 华为技术有限公司 | Data processing method and device |
CN104424145A (en) * | 2013-08-30 | 2015-03-18 | 联想(北京)有限公司 | Electronic device and data transmission method |
CN106990910A (en) * | 2015-11-23 | 2017-07-28 | 三星电子株式会社 | The operating method of storage device and storage device |
CN110275841A (en) * | 2019-06-20 | 2019-09-24 | 上海燧原智能科技有限公司 | Access request processing method, device, computer equipment and storage medium |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7290080B2 (en) * | 2002-06-27 | 2007-10-30 | Nazomi Communications Inc. | Application processors and memory architecture for wireless applications |
US8209527B2 (en) * | 2006-10-26 | 2012-06-26 | Samsung Electronics Co., Ltd. | Memory system and memory management method including the same |
US8677074B2 (en) * | 2008-12-15 | 2014-03-18 | Nvidia Corporation | Shared memory access techniques |
GB2498359B (en) * | 2012-01-11 | 2014-05-14 | Broadcom Corp | Application engine module, modem module, wireless device and method |
US9594718B2 (en) * | 2013-01-24 | 2017-03-14 | Qualcomm Innovation Center, Inc. | Hardware accelerated communications over a chip-to-chip interface |
-
2020
- 2020-04-27 CN CN202010344625.5A patent/CN111565255B/en active Active
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1308744A (en) * | 1998-07-03 | 2001-08-15 | 艾利森电话股份有限公司 | Cache server network |
CN1619524A (en) * | 2003-09-20 | 2005-05-25 | 三星电子株式会社 | Communication device and method having a shared local memory |
CN1619523A (en) * | 2003-09-20 | 2005-05-25 | 三星电子株式会社 | Communication device and method having a common platform |
CN101894082A (en) * | 2010-07-21 | 2010-11-24 | 中兴通讯股份有限公司 | Storage device and smartphone system |
CN102646073A (en) * | 2012-04-28 | 2012-08-22 | 华为技术有限公司 | Data processing method and device |
CN104424145A (en) * | 2013-08-30 | 2015-03-18 | 联想(北京)有限公司 | Electronic device and data transmission method |
CN106990910A (en) * | 2015-11-23 | 2017-07-28 | 三星电子株式会社 | The operating method of storage device and storage device |
CN110275841A (en) * | 2019-06-20 | 2019-09-24 | 上海燧原智能科技有限公司 | Access request processing method, device, computer equipment and storage medium |
Also Published As
Publication number | Publication date |
---|---|
CN111565255A (en) | 2020-08-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP2645259B1 (en) | Method, device and system for caching data in multi-node system | |
KR20200030325A (en) | Storage device and system | |
US9823854B2 (en) | Priority-based access of compressed memory lines in memory in a processor-based system | |
CN112506823B (en) | FPGA data reading and writing method, device, equipment and readable storage medium | |
EP3163451B1 (en) | Memory management method and device, and memory controller | |
WO2017065927A1 (en) | System and method for page-by-page memory channel interleaving | |
US20190004968A1 (en) | Cache management method, storage system and computer program product | |
US20170108914A1 (en) | System and method for memory channel interleaving using a sliding threshold address | |
CN115794669A (en) | Method, device and related equipment for expanding memory | |
CN113407120B (en) | Mapping table management method and device based on HMB and computer equipment | |
US20170108911A1 (en) | System and method for page-by-page memory channel interleaving | |
CN115793953A (en) | Storage device, data processing method and computer readable storage medium | |
CN111565255B (en) | Communication device and modem | |
CN113157606A (en) | Buffer implementation method and device and data processing equipment | |
CN113138941A (en) | Memory exchange method and device | |
CN109697037A (en) | Save method, apparatus, computer equipment and the storage medium of local DRAM | |
EP1379954B1 (en) | Dynamically configurable page table | |
US20200159671A1 (en) | Data processing system | |
US11892947B2 (en) | Loading logical to physical mapping table to cache of memory controller | |
US7103705B2 (en) | Computing system, and method for enabling a digital signal processor to access parameter tables through a central processing unit | |
CN113703690B (en) | Processor unit, method for accessing memory, computer mainboard and computer system | |
WO2023217255A1 (en) | Data processing method and device, processor and computer system | |
US11182299B2 (en) | Data acquisition method, microprocessor and apparatus with storage function | |
EP4354305A1 (en) | Data exchange method and apparatus | |
US20240126696A1 (en) | Loading logical to physical mapping table to cache of memory controller |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |