CN111491113B - Hard disk video recorder, video signal access method and computer equipment - Google Patents
Hard disk video recorder, video signal access method and computer equipment Download PDFInfo
- Publication number
- CN111491113B CN111491113B CN202010226435.3A CN202010226435A CN111491113B CN 111491113 B CN111491113 B CN 111491113B CN 202010226435 A CN202010226435 A CN 202010226435A CN 111491113 B CN111491113 B CN 111491113B
- Authority
- CN
- China
- Prior art keywords
- video signal
- analog
- video
- processor
- ended
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/76—Television signal recording
- H04N5/907—Television signal recording using static stores, e.g. storage tubes or semiconductor memories
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/222—Studio circuitry; Studio devices; Studio equipment
- H04N5/262—Studio circuits, e.g. for mixing, switching-over, change of character of image, other special effects ; Cameras specially adapted for the electronic generation of special effects
- H04N5/268—Signal distribution or switching
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/76—Television signal recording
- H04N5/765—Interface circuits between an apparatus for recording and another apparatus
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N7/00—Television systems
- H04N7/10—Adaptations for transmission by electrical cable
Abstract
The invention discloses a hard disk video recorder, a video signal access method and computer equipment, wherein the hard disk video recorder comprises a processor and an analog switch circuit: the analog switch circuit obtains a video signal transmitted by the analog camera, the video signal is transmitted to the processor, the processor determines the type of the video signal according to the level signal and the amplitude change of the video signal, the processor controls the analog switch circuit to be connected into the single-ended video signal transmission line under the condition that the video signal is the single-ended video signal, the processor controls the analog switch circuit to be connected into the differential video signal transmission line under the condition that the video signal is the differential video signal, the problem that a camera output interface and a DVR input interface are not matched when a user uses a DVR camera is solved, the coaxial line and twisted-pair line self-adaptive access function of the DVR is realized, no matter the front-end camera uses the coaxial line or the twisted-pair line to output, the self-adaptive access can be realized, the use by the user is facilitated, and the cost is reduced.
Description
Technical Field
The application relates to the technical field of videos, in particular to a hard disk video recorder, a video signal access method and computer equipment.
Background
The Hard Disk Recorder is a Video recording and reproducing device which adopts a Digital Video recording technology and takes a Hard Disk as a storage medium, is called a Digital Hard Disk Recorder (DHDR or HDR) as a whole, is also called a Digital Video Recorder (DVR) as a whole, and can record multiple image signals simultaneously and can play back one or multiple images simultaneously. Fig. 1 is a schematic diagram of coaxial line transmission of a conventional DVR according to the related art, as shown in fig. 1, a video interface of a DVR device may use a Bayonet Nut Connector (BNC for short) to interface with the coaxial line for video transmission, and fig. 2 is a schematic diagram of twisted-pair line transmission of a conventional DVR according to the related art, as shown in fig. 2, video transmission may also use a twisted-pair line, but in the case of using the twisted-pair line to transmit video signals, a pair of Balun (Balun) accessories needs to be added to convert a video format, which increases cost. In the process of video transmission, the types of video signals are usually single-ended video signals and differential video signals, the single-ended video signals are applicable to coaxial lines, and the differential video signals are applicable to twisted-pair lines, so that the video signals of an analog camera may be output through the coaxial lines or through the twisted-pair lines, and under the condition that the interface of a DVR is a BNC interface and can only be accessed to the coaxial lines, the camera output interface and the DVR input interface are not matched.
Aiming at the problem that the output interface of a camera and the input interface of a DVR are not matched when a user uses the DVR camera in the related technology, an effective solution is not provided at present.
Disclosure of Invention
The invention provides a hard disk video recorder, a video signal access method, computer equipment and a storage medium, aiming at the problem that the output interface of a camera and the input interface of a DVR are not matched when a user uses the DVR camera in the related art, and at least solving the problem.
According to an aspect of the present invention, there is provided a hard disk video recorder comprising a processor and an analog switch circuit:
the analog switch circuit acquires a video signal transmitted by an analog camera and transmits the video signal to the processor;
the processor determines the type of the video signal according to the level signal and the amplitude change of the video signal, wherein the type comprises a single-ended video signal and a differential video signal;
and under the condition that the video signal is a single-ended video signal, the processor controls the analog switch circuit to be connected to a single-ended video signal transmission line, and under the condition that the video signal is a differential video signal, the processor controls the analog switch circuit to be connected to a differential video signal transmission line.
In one embodiment, the hard disk recorder further includes an analog-to-digital conversion circuit, and the analog-to-digital conversion circuit is electrically connected to the processor and the analog switch circuit respectively:
and in a preset time period, under the condition that a video detection state register of the analog-to-digital conversion circuit is not set, the processor controls the analog switch circuit to reset.
In one embodiment, the hard disk video recorder includes a balun circuit, and the balun circuit is electrically connected to the analog switch circuit and the analog-to-digital conversion circuit respectively:
the balun circuit converts the differential video signal into a single-ended video signal;
and the analog-to-digital conversion circuit acquires the single-ended video signal and performs format conversion on the single-ended video signal.
According to another aspect of the present invention, a hard disk recording system is provided, where the hard disk recording system includes a hard disk recorder and an analog camera, the hard disk recorder includes a processor and an analog switch circuit, and the processor is electrically connected to the analog switch circuit:
the analog switch circuit acquires a video signal transmitted by an analog camera and transmits the video signal to the processor;
the processor determines the type of the video signal according to the level signal and the amplitude change of the video signal, wherein the type comprises a single-ended video signal and a differential video signal;
the analog camera and the digital video recorder are electrically connected through a coaxial line or a twisted pair line, the video signal is a single-ended video signal under the condition that the analog camera and the digital video recorder are electrically connected through the coaxial line, the video signal is a differential video signal under the condition that the analog camera and the digital video recorder are electrically connected through the twisted pair line, the processor controls the analog switch circuit to be connected into the single-ended video signal transmission line under the condition that the video signal is the single-ended video signal, and the processor controls the analog switch circuit to be connected into the differential video signal transmission line under the condition that the video signal is the differential video signal.
According to another aspect of the present invention, a hard disk video recording system is provided, which includes a hard disk video recorder and an analog camera, wherein the hard disk video recorder includes a processor, an analog switch circuit, an analog-to-digital conversion circuit, a balun circuit and a level conversion circuit;
the analog switch circuit acquires a video signal transmitted by the analog camera, the processor determines the type of the video signal according to the level signal and the amplitude change of the video signal, and the level conversion circuit is used for maintaining the sampling signal of the processor to be positive, wherein the type comprises a single-ended video signal and a differential video signal;
the processor controls the analog switch circuit to access a single-ended video signal transmission line under the condition that the video signal is a single-ended video signal, the single-ended video signal is transmitted to the processor through the analog-to-digital conversion circuit, the processor controls the analog switch circuit to access a differential video signal transmission line under the condition that the video signal is a differential video signal, and the differential video signal is transmitted to the processor through the analog-to-digital conversion circuit after being subjected to signal conversion through the balun circuit.
According to another aspect of the present invention, there is provided a method of video signal access, the method comprising:
acquiring a video signal transmitted by an analog camera;
determining the type of the video signal according to the level signal and the amplitude change of the video signal, wherein the type comprises a single-ended video signal and a differential video signal;
and under the condition that the video signal is a single-ended video signal, accessing the video signal into a single-ended video signal transmission line, and under the condition that the video signal is a differential video signal, accessing the video signal into a differential video signal transmission line.
In one embodiment, after the video signal is connected to the video signal transmission line, the method includes:
and controlling the analog switch circuit to reset under the condition of video signal abnormity in a preset time period, wherein the video signal abnormity is determined by that the video detection state register is not set.
In one embodiment, the determining the type of the video signal according to the level signal and the amplitude variation of the video signal includes:
under the condition that a level signal with fixed amplitude and an analog signal with variable amplitude are detected, determining the type of the video signal to be a single-ended video signal; alternatively, the first and second liquid crystal display panels may be,
and determining the type of the video signal to be a differential video signal under the condition that the analog signal with the changed amplitude and the analog signal with the changed amplitude are detected.
In one embodiment, before the determining the type of the video signal according to the level signal and the amplitude variation of the video signal, the method comprises:
detecting whether the video signal has a synchronous head level and a color carrier wave of a fixed time period;
and under the condition that the synchronous head level does not exist in the video signal and the color carrier does not exist, the video signal is considered as an interference signal, and the video signal is not accessed to the hard disk video recorder.
In one embodiment, after said coupling said video signal into a differential video signal transmission line, said method comprises:
converting the differential video signal into a single-ended video signal;
and carrying out format conversion, coding and storage on the single-ended video signal.
According to another aspect of the present invention, there is provided a computer device comprising a memory storing a computer program and a processor implementing any of the methods described above when the processor executes the computer program.
According to another aspect of the invention, there is provided a computer-readable storage medium having stored thereon a computer program which, when executed by a processor, performs any of the methods described above.
Through the invention, the hard disk video recorder comprises a processor and an analog switch circuit: the analog switch circuit obtains a video signal transmitted by an analog camera and transmits the video signal to the processor, and the processor determines the type of the video signal according to the level signal and the amplitude change of the video signal, wherein the type comprises a single-ended video signal and a differential video signal, under the condition that the video signal is the single-ended video signal, the processor controls the analog switch circuit to be connected into a single-ended video signal transmission line, and under the condition that the video signal is the differential video signal, the processor controls the analog switch circuit to be connected into a differential video signal transmission line.
Drawings
Fig. 1 is a schematic diagram of a conventional DVR coaxial line transmission according to the related art;
FIG. 2 is a schematic diagram of conventional DVR twisted pair transmission according to the related art;
fig. 3 is a schematic diagram of an application environment of a hard disk video recorder according to an embodiment of the present invention;
FIG. 4 is a block diagram of a first configuration of a hard disk video recorder according to an embodiment of the present invention;
FIG. 5 is a block diagram of the structure of a hard disk recorder according to an embodiment of the present invention;
fig. 6 is a block diagram of the structure of a hard disk video recorder according to an embodiment of the present invention;
FIG. 7 is a schematic diagram of a balun circuit according to an embodiment of the invention;
fig. 8 is a first flowchart of a method of video signal access according to an embodiment of the present invention;
FIG. 9 is a second flowchart of a method of video signal access according to an embodiment of the present invention;
fig. 10 is a flowchart three of a method of video signal access according to an embodiment of the present invention;
FIG. 11 is a schematic diagram of sync header levels according to an embodiment of the present invention;
fig. 12 is a fourth flowchart of a method of video signal access according to an embodiment of the present invention;
fig. 13 is a first schematic circuit diagram of a hard disk recorder according to an embodiment of the present invention;
FIG. 14 is a second schematic circuit diagram of a hard disk recorder according to an embodiment of the present invention;
fig. 15 is a flowchart five of a method of video signal access according to an embodiment of the present invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the present application more apparent, the present application is described in further detail below with reference to the accompanying drawings and embodiments. It should be understood that the specific embodiments described herein are merely illustrative of the present application and are not intended to limit the present application.
The hard disk video recorder 302 provided by the present application may be applied to an application environment shown in fig. 3, and fig. 3 is a schematic view of an application environment of a hard disk video recorder according to an embodiment of the present invention, as shown in fig. 3, wherein the analog camera 301 and the hard disk video recorder 302 are connected through a video signal transmission line, the video signal transmission line may be a coaxial line or a twisted pair line, the analog camera 301 may transmit a single-ended video signal through the coaxial line or may transmit a differential video signal through the twisted pair line, the hard disk video recorder 302 receives the video signal through the video signal transmission line, determines a type of the video signal according to a level signal and an amplitude change of the video signal, and accesses the video signal to a video signal transmission line corresponding to the type of the video signal in the hard disk video recorder 302 according to the type of the video signal.
In an embodiment, a hard disk recorder 302 is provided, and fig. 4 is a first block diagram of a structure of a hard disk recorder according to an embodiment of the present invention, as shown in fig. 4, the hard disk recorder 302 includes a processor 401 and an analog switch circuit 402: the analog switch circuit 402 obtains the video signal transmitted by the analog camera 301 and transmits the video signal to the processor 401, the processor 401 determines the type of the video signal according to the level signal and the amplitude variation of the video signal, wherein the type includes a single-ended video signal and a differential video signal, the processor 401 controls the analog switch circuit 402 to access the single-ended video signal transmission line in case the video signal is a single-ended video signal, and the processor 401 controls the analog switch circuit 402 to access the differential video signal transmission line in case the video signal is a differential video signal, wherein the processor 401 controls, deploys and operates all the hardware circuits in the hard disk recorder 302, and the processor 401 can be implemented by an independent chip or a cluster composed of a plurality of chips, the analog switch circuit 402, under the control of the processor 401, implements switching of video transmission lines in the hard disk recorder 302 according to the type of the video signal, the single-ended video signal is composed of a reference end and a signal end, the reference end is generally a ground end, the differential video signal is to perform differential transformation on the original video signal, output two signals, one signal is in phase with the original signal, the other signal is in phase with the original signal, the differential signal has strong common-mode interference resistance and is suitable for long-distance transmission, in this embodiment, after the analog switch circuit 402 transmits the video signal to the processor 401, the processor 401 analyzes the level signal and amplitude variation of the video signal, thereby determining the type of the video signal, and according to the type of the video signal, the analog switch circuit 402 is controlled by a General-Purpose Input/Output (GPIO for short), with the video transmission line that corresponds with the video signal type in the video recorder 302 of video signal access, solved the user when using video recorder 302, there is the problem of the mismatching condition of camera output interface and video recorder 302 input interface, realized video recorder 302's coaxial line and twisted-pair line self-adaptation access function, convenience of customers uses, the cost is reduced.
In an embodiment, fig. 5 is a block diagram of a second configuration of the hard disk recorder according to an embodiment of the present invention, as shown in fig. 5, the hard disk recorder 302 further includes an Analog/Digital Converter 501 (ADC), the Analog/Digital Converter 501 is electrically connected to the processor 401 and the Analog switch circuit 402, the processor 401 controls the Analog switch circuit 402 to reset if the video detection status register of the Analog/Digital Converter 501 is not set within a preset time period, where the Analog/Digital Converter 501 is used to convert an Analog signal into a Digital signal for processing by a single chip, the preset time period may be 1S, 2S or other time values, the Analog switch circuit 402 resets the Analog switch circuit 402 to restore to a default state, the default state may be a state of grounding or other states of a switch in the Analog switch circuit 402, the register is set to 1 in a signal transmission state, and the register is set to 0 in an abnormal state such as signal interruption, where the register is not set, for example, after the video signal is connected to the Analog switch circuit 402, the register is set to a state of grounding or a state of the Analog switch circuit 402 is set to 1S, and if the Analog/Digital Converter is detected that the Analog switch circuit 401 is connected to a video detection status register is lost, and the Analog/Digital Converter circuit 401 may be connected to a video transmission line. In this embodiment, whether a video signal is currently accessed is determined by detecting the state of the video access register of the analog-to-digital conversion circuit 501, so that the situation of no picture due to poor contact of a video transmission line or failure of the analog camera 301 can be effectively detected, misjudgment is prevented, and the transmission efficiency of the video signal is improved.
In an embodiment, fig. 6 is a block diagram of a structure of a hard disk recorder according to an embodiment of the present invention, as shown in fig. 6, the hard disk recorder 302 includes a balun circuit 601, the balun circuit 601 is electrically connected to the analog switch circuit 402 and the analog-to-digital conversion circuit 501, as shown in fig. 6, fig. 7 is a schematic diagram of the balun circuit 601 according to the embodiment of the present invention, as shown in fig. 7, after the balun circuit 601 receives a differential video signal, impedance conversion is performed through a Transient Voltage Super (TVS) diode to convert the differential video signal into a single-ended video signal, the analog-to-digital conversion circuit 501 obtains the single-ended video signal and performs format conversion on the single-ended video signal, and after the balun circuit 601 converts the differential video signal into the single-ended video signal, the processor 401 only needs to encode and store one video signal, so that conversion of the video signal type reduces requirements on the processor 401, and improves processing efficiency of the processor 401 on the video signal.
In an embodiment, a method for accessing a video signal is provided, and fig. 8 is a first flowchart of a method for accessing a video signal according to an embodiment of the present invention, as shown in fig. 8, the method may further include the following steps:
in step S802, a video signal transmitted by the analog camera 301 is acquired.
Step S804, determining the type of the video signal according to the level signal and the amplitude variation of the video signal, wherein the type includes a single-ended video signal and a differential video signal.
In step S806, the video signal is connected to the single-ended video signal transmission line when the video signal is a single-ended video signal, and the video signal is connected to the differential video signal transmission line when the video signal is a differential video signal.
Through the above steps S802 to S806, after the analog switch circuit 402 transmits the video signal to the processor 401, the processor 401 analyzes the level signal and the amplitude change of the video signal, thereby determining the type of the video signal, and according to the type of the video signal, the analog switch circuit 402 is controlled through a General-Purpose Input/Output (GPIO) line, and the video signal is accessed to a video transmission line corresponding to the type of the video signal in the hard disk recorder 302, thereby solving the problem that when a user uses the hard disk recorder 302, the camera Output interface and the Input interface of the hard disk recorder 302 are not matched, realizing the coaxial line and twisted pair line adaptive access function of the hard disk recorder 302, facilitating the use of the user, and reducing the cost.
In an embodiment, fig. 9 is a second flowchart of a method for accessing a video signal according to an embodiment of the present invention, and as shown in fig. 9, the method may further include the following steps:
step S902, in a preset time period, controlling the analog switch to reset under the condition of abnormal video signals, wherein the abnormal video signals are determined by the video detection status register not being set, and the abnormal video signals are interrupted due to video signal loss or poor contact of the video transmission line.
Step S902 determines whether a video signal is currently accessed by detecting the state of the video access register, so that a situation of no picture due to poor contact of the video transmission line or failure of the analog camera 301 can be effectively detected, thereby preventing erroneous determination and improving the transmission efficiency of the video signal.
In an embodiment, fig. 10 is a flowchart three of a method for video signal access according to an embodiment of the present invention, as shown in fig. 10, the method may further include the following steps:
step S1002, in a case that a level signal with a fixed amplitude and an analog signal with a variable amplitude are detected, determining that the type of the video signal is a single-ended video signal, where in a case of single-ended video signal transmission, the processor 401 detects a VCC level signal with a fixed amplitude and an analog signal with a variable amplitude, where the VCC level signal with a fixed amplitude is a reference end of the single-ended video signal, and the analog signal with a variable amplitude is a signal end of the single-ended video signal; alternatively, the first and second liquid crystal display panels may be,
in the case where the analog signal with the changed amplitude and the analog signal with the changed amplitude are detected, the type of the video signal is determined to be a differential video signal, and since the differential video signal is obtained by performing differential conversion on an original video signal and outputting two signals, one signal is in phase with the original signal and the other signal is in phase opposite to the original signal, the processor 401 can detect the two analog signals with the changed amplitude.
Through the step S1002, the processor 401 determines the type of the video signal in the video transmission line according to the amplitude variation of the level signal and the analog signal, so that the accuracy of the processor 401 in identifying the type of the video signal is improved.
In one embodiment, determining the type of the video signal based on the level signal and the amplitude variation of the video signal comprises: detecting whether a video signal has a sync header level and a color carrier in a fixed time period, wherein the video signal does not have the sync header level and the color carrier is not present, the video signal is considered to be an interference signal, and the video signal is not accessed to the hard disk recorder 302, fig. 11 is a schematic diagram of the sync header level according to the embodiment of the present invention, as shown in fig. 11, in a process of transmitting a single-ended video signal and a differential video signal, the sync header level needs to be detected, the sync header level is an identification mark of each line of video signals in a video signal transmission process, so the sync header level appears periodically, and the color carrier is a high-frequency signal carrying colors in an analog signal, so that the processor 401 detects the sync header level and the color carrier in the fixed time period in a case of receiving the video signal.
In one embodiment, fig. 12 is a flowchart four of a method for video signal access according to an embodiment of the present invention, as shown in fig. 12, the method may further include the following steps:
in step S1202, the differential video signal is converted into a single-ended video signal.
Step S1204, performs format conversion, encoding and storing on the single-ended video signal.
Through the above steps S1202 and S1204, in this embodiment, the process of converting the differential video signal into the single-ended video signal is implemented through the balun circuit 601, and after the balun circuit 601 converts the differential video signal into the single-ended video signal, the processor 401 only needs to process one video signal, so that the requirement on the processor 401 is reduced through the conversion of the video signal type, and the processing efficiency of the processor 401 on the video signal is improved.
It should be understood that, although the respective steps in the flowcharts of fig. 7 to 12 are sequentially shown as indicated by arrows, the steps are not necessarily sequentially performed in the order indicated by the arrows. The steps are not performed in the exact order shown and described, and may be performed in other orders, unless explicitly stated otherwise. Moreover, at least some of the steps in fig. 7-12 may include multiple sub-steps or multiple stages that are not necessarily performed at the same time, but may be performed at different times, and the order of performing the sub-steps or stages is not necessarily sequential, but may be performed in turn or alternately with other steps or at least some of the sub-steps or stages of other steps.
In one embodiment, a hard disk recording system is provided, the hard disk recording system includes a hard disk recorder 302 and an analog camera 301, the hard disk recorder 302 includes a processor 401 and an analog switch circuit 402, the processor 401 and the analog switch circuit 402 are electrically connected: the analog switch circuit 402 acquires a video signal transmitted by the analog camera 301, and transmits the video signal to the processor 401, and the processor 401 determines the type of the video signal according to the level signal and the amplitude variation of the video signal, wherein the type includes a single-ended video signal and a differential video signal, the analog camera 301 and the hard disk video recorder 302 are electrically connected through a coaxial line or a twisted pair line, the video signal is the single-ended video signal when the analog camera 301 and the hard disk video recorder 302 are electrically connected through the coaxial line, the video signal is the differential video signal when the analog camera 302 and the hard disk video recorder 301 are electrically connected through the twisted pair line, the processor 401 controls the analog switch circuit 402 to access the single-ended video signal transmission line when the video signal is the single-ended video signal, and the processor 401 controls the analog switch circuit 402 to access the differential video signal transmission line when the video signal is the differential video signal. The processor 401 controls, allocates and operates all hardware circuits in the hard disk video recorder 302, the processor 401 may be implemented by an independent chip or a cluster formed by a plurality of chips, and the analog switch circuit 402 implements switching of video transmission lines in the hard disk video recorder 302 according to the type of video signals under the control of the processor 401. In this embodiment, after the analog switch circuit 402 transmits the video signal to the processor 401, the processor 401 analyzes the level signal and the amplitude change of the video signal, thereby determining the type of the video signal, and according to the type of the video signal, the analog switch circuit 402 is controlled by the GPIO line, the video signal is accessed to the video transmission line corresponding to the video signal type in the hard disk recorder 302, thereby solving the problem that the camera output interface and the input interface of the hard disk recorder 302 are not matched when a user uses the hard disk recorder 302, realizing the coaxial line and twisted pair self-adaptive access function of the hard disk recorder 302, facilitating the use of the user, and reducing the cost.
In an embodiment, a hard disk recording system is provided, fig. 13 is a first schematic circuit diagram of a hard disk recorder according to an embodiment of the present invention, as shown in fig. 13, the hard disk recording system includes a hard disk recorder 302 and an analog camera 301, the hard disk recorder 302 includes a processor 401, an analog switch circuit 402, an analog-to-digital conversion circuit 501, a balun circuit 601, and a level conversion circuit 131; the analog switch circuit 402 obtains a video signal transmitted by the analog camera 301, the processor 401 determines the type of the video signal according to the level signal and the amplitude variation of the video signal, the level conversion circuit 131 is used for maintaining the sampling signal of the processor 401 to be positive, wherein the type includes a single-ended video signal and a differential video signal, when the video signal is the single-ended video signal, the processor 401 controls the analog switch circuit 402 to access a single-ended video signal transmission line, the single-ended video signal is transmitted to the processor 401 through the analog-to-digital conversion circuit 501, when the video signal is the differential video signal, the processor 401 controls the analog switch circuit 402 to access a differential video signal transmission line, and the differential video signal is transmitted to the processor 401 through the analog-to-digital conversion circuit 501 after signal conversion is performed through the balun circuit 601.
Taking a coaxial twisted pair adaptive interface as an example, the multi-interface adaptive device can be implemented by repeating the scheme. The coaxial twisted-pair self-adaptive interface is divided into a positive interface and a negative interface, and under the condition of being butted with a coaxial line, a coaxial video signal is butted with a positive electrode, and a ground signal is butted with a negative electrode; in the case of a twisted pair, the positive electrode of the twisted pair is butted with the positive electrode, the negative electrode of the twisted pair is butted with the negative electrode, in the case that the hard disk recorder 302 is connected with a video signal, fig. 14 is a Circuit schematic diagram of the hard disk recorder according to the embodiment of the present invention, as shown in fig. 14, the analog switch Circuit 402 of the hard disk recorder 302 includes a switch a and a switch B, an M2 end of the switch a is grounded through a connection resistor R2, an M1 end of the switch B is grounded through a connection resistor R1, the M1 end transmits the video signal to the first interface ADC1 of the processor 401 through a video signal transmission line, the M2 end transmits the video signal to the second interface ADC2 of the processor 401 through a video signal transmission line, the processor 401 controls the connection ends to be switched by GPIO control switch a and switch B, the single-ended video signal transmission line is electrically connected to the analog-to-digital conversion Circuit 501, the differential video signal is electrically connected to the analog-to-digital conversion Circuit 501 through a balun Circuit 601, the analog-to-digital conversion Circuit 501 and the processor 401 are electrically connected to the M1 and the analog-digital conversion Circuit 501 through an Integrated Circuit bus (abbreviated as IIC).
A semiconductor discharge tube (TSS for short) is electrically connected to the coaxial twisted pair adaptive interface and the analog switch circuit 402, a capacitor C1 is electrically connected to the balun circuit 601 and the analog-to-digital conversion circuit 501, one end of a resistor R3 is electrically connected to the common terminal of the balun circuit 601 and the common terminal of the resistor R1, the other end of the R3 is grounded, a capacitor C2 is electrically connected to the U2 and the analog-to-digital conversion circuit 501, one end of a resistor R4 is electrically connected to the common terminal of the U2 and the C2, the other end of the resistor R4 is grounded, the capacitor C3 and the resistor R5 form the level conversion circuit 131, the capacitor C3 is electrically connected to the M1 and the ADC1, one end of the capacitor R5 is electrically connected to the common terminal of the capacitor C3 and the ADC1, and the other end of the R5 is grounded. After a video signal enters the DVR, the video signal firstly passes through the TSS which is a switch type overvoltage protection device and is manufactured by utilizing the thyristor principle, the breakdown current of a PN junction triggers the device to conduct and discharge, and large surge current or pulse current can flow through the device for protecting sensitive and vulnerable integrated circuits, and the level conversion circuit 131 plays a role in ensuring that the ADC1 samples a forward level, so that the signal can be normally collected by the ADC1 through the isolation of a capacitor C3 and the pull-up of a resistor R5.
In the process of identifying the video signal by the hard disk recorder 302, fig. 15 is a flowchart five of a method for accessing the video signal according to an embodiment of the present invention, as shown in fig. 15, the method may further include the following steps:
in step S1502, the switch a and the switch B are located at the M terminal by default, the processor 401 detects the type of the video signal, and controls the analog switch circuit 402 to reset when the processor 401 detects that the video signal is an interference signal.
In step S1504, when the type of the video signal is a differential video signal, the switch a is disposed at the D2 terminal, and the switch B is disposed at the D1 terminal, and when the type of the video signal is a single-ended video signal, the switch a is disposed at the U2 terminal, and the switch B is disposed at the U1 terminal.
Step S1506, in a preset time period, the processor 401 detects the state of the video detection state register, if the register is set, the analog-to-digital conversion circuit 501 converts the video signal, if the register is not set in the preset time period, it indicates that there is a possibility of an abnormal situation such as a video signal loss or a poor contact, and the processor 401 controls the analog switch circuit 402 to reset, and returns to the default state to wait for the next access detection, for example, if the register is not set in 1S, it indicates that there is an abnormal situation such as a video signal loss or a poor contact, the processor 401 controls the analog switch circuit 402 to reset, the analog-to-digital conversion circuit 501 converts the color coding of the video signal into a brightness chrominance mode (Y indicates brightness or Luma, U and V indicate two chrominance signals, abbreviated as YUV), converts the data stream format of the video signal into a BT656 for transmission, and the processor 401 performs processing such as coding storage, preview display, and the like on the converted video signal.
In step S1508, the processor 401 detects whether the video signal is abnormal every preset time period, where the preset time period may be 1S, 2S or other time value, and the video signal abnormality is determined by the video detection status register not being set, where the abnormal condition is a video signal interruption caused by video signal loss or poor contact of the video transmission line.
Through the steps S1502 to S1508, after the analog switch circuit 402 transmits the video signal to the processor 401, the processor 401 analyzes the level signal and the amplitude variation of the video signal, thereby determining the type of the video signal, and according to the type of the video signal, the analog switch circuit 402 is controlled through the GPIO line, the video signal is accessed to the video transmission line corresponding to the video signal type in the hard disk recorder 302, and whether the video signal is accessed currently is determined by detecting the state of the video access register, so that the condition that no picture is present due to the poor contact of the video transmission line or the failure of the analog camera 301 can be effectively detected, the occurrence of misjudgment is prevented, the transmission efficiency of the video signal is improved, the processor 401 determines whether the video signal is accessed through the level of the synchronization header and the color carrier in a fixed time period, the interference signal is prevented from being mistakenly identified as the video signal, the accuracy of the video signal identification is further improved, the problem that the input interface of the camera output interface is not matched with the hard disk recorder 302 when the user uses the hard disk recorder 302 is solved, the function of the coaxial line and the coaxial line self-adaptive access of the hard disk recorder 302 is realized, and the cost is reduced.
In one embodiment, a computer device is provided. The computer device may be a server. The computer device includes a processor, a memory, a network interface, and a database connected by a system bus. Wherein the processor of the computer device is configured to provide computing and control capabilities. The memory of the computer device comprises a nonvolatile storage medium and an internal memory. The non-volatile storage medium stores an operating system, a computer program, and a database. The internal memory provides an environment for the operation of an operating system and computer programs in the non-volatile storage medium. The database of the computer device is used for storing video signal data. The network interface of the computer device is used for communicating with an external terminal through a network connection. The computer program is executed by a processor to implement a method of video signal access.
In one embodiment, a computer device is provided, which may be a terminal. The computer device includes a processor, a memory, a network interface, a display screen, and an input device connected by a system bus. Wherein the processor of the computer device is configured to provide computing and control capabilities. The memory of the computer device comprises a nonvolatile storage medium and an internal memory. The non-volatile storage medium stores an operating system and a computer program. The internal memory provides an environment for the operating system and the computer program to run on the non-volatile storage medium. The network interface of the computer device is used for communicating with an external terminal through a network connection. The computer program is executed by a processor to implement a method of video signal access. The display screen of the computer equipment can be a liquid crystal display screen or an electronic ink display screen, and the input device of the computer equipment can be a touch layer covered on the display screen, a key, a track ball or a touch pad arranged on the shell of the computer equipment, an external keyboard, a touch pad or a mouse and the like.
In one embodiment, a computer device is provided, which includes a memory, a processor, and a computer program stored on the memory and executable on the processor, and when the processor executes the computer program, the steps in the method for video signal access provided by the above embodiments are implemented.
In one embodiment, a computer readable storage medium is provided, on which a computer program is stored, which when executed by a processor implements the steps in the method of video signal access provided by the various embodiments described above.
It will be understood by those skilled in the art that all or part of the processes of the methods of the embodiments described above can be implemented by hardware instructions of a computer program, which can be stored in a non-volatile computer-readable storage medium, and when executed, can include the processes of the embodiments of the methods described above. Any reference to memory, storage, database, or other medium used in the embodiments provided herein may include non-volatile and/or volatile memory, among others. Non-volatile memory can include read-only memory (ROM), programmable ROM (PROM), electrically Programmable ROM (EPROM), electrically Erasable Programmable ROM (EEPROM), or flash memory. Volatile memory can include Random Access Memory (RAM) or external cache memory. By way of illustration and not limitation, RAM is available in a variety of forms such as Static RAM (SRAM), dynamic RAM (DRAM), synchronous DRAM (SDRAM), double Data Rate SDRAM (DDRSDRAM), enhanced SDRAM (ESDRAM), synchronous Link DRAM (SLDRAM), rambus (Rambus) direct RAM (RDRAM), direct memory bus dynamic RAM (DRDRAM), and memory bus dynamic RAM (RDRAM).
The technical features of the above embodiments can be arbitrarily combined, and for the sake of brevity, all possible combinations of the technical features in the above embodiments are not described, but should be considered as the scope of the present specification as long as there is no contradiction between the combinations of the technical features.
The above examples only express several embodiments of the present application, and the description thereof is more specific and detailed, but not construed as limiting the scope of the invention. It should be noted that, for a person skilled in the art, several variations and modifications can be made without departing from the concept of the present application, which falls within the scope of protection of the present application. Therefore, the protection scope of the present patent shall be subject to the appended claims.
Claims (11)
1. The utility model provides a hard disk video recorder which characterized in that, hard disk video recorder includes treater and analog switch circuit, the treater with analog switch circuit electric connection:
the analog switch circuit acquires a video signal transmitted by an analog camera and transmits the video signal to the processor;
the processor determines the type of the video signal according to the level signal and the amplitude change of the video signal, wherein the type comprises a single-ended video signal and a differential video signal;
under the condition that the video signal is a single-ended video signal, the processor controls the analog switch circuit to be connected into a single-ended video signal transmission line, and under the condition that the video signal is a differential video signal, the processor controls the analog switch circuit to be connected into a differential video signal transmission line;
the digital video recorder also comprises an analog-to-digital conversion circuit, and the analog-to-digital conversion circuit is electrically connected with the processor and the analog switch circuit respectively; and in a preset time period, under the condition that a video detection state register of the analog-to-digital conversion circuit is not set, the processor controls the analog switch circuit to reset.
2. The hard disk video recorder according to claim 1, wherein the hard disk video recorder comprises a balun circuit, and the balun circuit is electrically connected to the analog switch circuit and the analog-to-digital conversion circuit respectively:
the balun circuit converts the differential video signal into a single-ended video signal;
and the analog-to-digital conversion circuit acquires the single-ended video signal and performs format conversion on the single-ended video signal.
3. The utility model provides a hard disk video recording system, its characterized in that, hard disk video recording system includes hard disk video recorder and analog camera, hard disk video recorder includes treater and analog switch circuit, the treater with analog switch circuit electric connection:
the analog switch circuit acquires a video signal transmitted by an analog camera and transmits the video signal to the processor;
the processor determines the type of the video signal according to the level signal and the amplitude change of the video signal, wherein the type comprises a single-ended video signal and a differential video signal;
the video signal is a single-ended video signal under the condition that the analog camera is electrically connected with the digital video recorder through the coaxial line, the video signal is a differential video signal under the condition that the analog camera is electrically connected with the digital video recorder through the twisted-pair line, the processor controls the analog switch circuit to be connected into the single-ended video signal transmission line under the condition that the video signal is the single-ended video signal, and the processor controls the analog switch circuit to be connected into the differential video signal transmission line under the condition that the video signal is the differential video signal.
4. A hard disk video recording system is characterized by comprising a hard disk video recorder and an analog camera, wherein the hard disk video recorder comprises a processor, an analog switch circuit, an analog-to-digital conversion circuit, a balun circuit and a level conversion circuit;
the analog switch circuit acquires a video signal transmitted by the analog camera, the processor determines the type of the video signal according to the level signal and the amplitude change of the video signal, and the level conversion circuit is used for maintaining the sampling signal of the processor to be positive, wherein the type comprises a single-ended video signal and a differential video signal;
the processor controls the analog switch circuit to access a single-ended video signal transmission line under the condition that the video signal is a single-ended video signal, the single-ended video signal is transmitted to the processor through the analog-to-digital conversion circuit, the processor controls the analog switch circuit to access a differential video signal transmission line under the condition that the video signal is a differential video signal, and the differential video signal is transmitted to the processor through the analog-to-digital conversion circuit after being subjected to signal conversion through the balun circuit.
5. A method of video signal access, the method comprising:
acquiring a video signal transmitted by an analog camera;
determining the type of the video signal according to the level signal and the amplitude change of the video signal, wherein the type comprises a single-ended video signal and a differential video signal;
and under the condition that the video signal is a single-ended video signal, accessing the video signal into a single-ended video signal transmission line, and under the condition that the video signal is a differential video signal, accessing the video signal into a differential video signal transmission line.
6. The method of claim 5, wherein after the video signal is coupled into the video signal transmission line, the method comprises:
and controlling the analog switch circuit to reset under the condition of video signal abnormity in a preset time period, wherein the video signal abnormity is determined by that the video detection state register is not set.
7. The method of claim 5, wherein determining the type of the video signal according to the level signal and the amplitude variation of the video signal comprises:
under the condition that a level signal with fixed amplitude and an analog signal with variable amplitude are detected, determining the type of the video signal to be a single-ended video signal; alternatively, the first and second electrodes may be,
and determining the type of the video signal to be a differential video signal under the condition that the analog signal with the changed amplitude and the analog signal with the changed amplitude are detected.
8. The method according to claim 5, wherein before said determining the type of the video signal from the level signal and the amplitude variation of the video signal, the method comprises:
detecting whether the video signal has a synchronous head level and a color carrier wave of a fixed time period;
and under the condition that the synchronous head level does not exist in the video signal and the color carrier does not exist, the video signal is considered as an interference signal, and the video signal is not accessed to the hard disk video recorder.
9. The method of claim 5, wherein after said coupling said video signal into a differential video signal transmission line, said method comprises:
converting the differential video signal into a single-ended video signal;
and carrying out format conversion, coding and storage on the single-ended video signal.
10. A computer arrangement comprising a memory and a processor, the memory storing a computer program, wherein the processor when executing the computer program performs the steps of the method according to any of claims 5 to 9.
11. A computer-readable storage medium, on which a computer program is stored, which, when being executed by a processor, carries out the steps of the method of any one of claims 5 to 9.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010226435.3A CN111491113B (en) | 2020-03-27 | 2020-03-27 | Hard disk video recorder, video signal access method and computer equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010226435.3A CN111491113B (en) | 2020-03-27 | 2020-03-27 | Hard disk video recorder, video signal access method and computer equipment |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN111491113A CN111491113A (en) | 2020-08-04 |
| CN111491113B true CN111491113B (en) | 2022-10-21 |
Family
ID=71798643
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010226435.3A Active CN111491113B (en) | 2020-03-27 | 2020-03-27 | Hard disk video recorder, video signal access method and computer equipment |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111491113B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113691755B (en) * | 2021-08-17 | 2023-04-14 | 杭州海康威视数字技术股份有限公司 | Hard disk video recorder and coaxial audio data detection method |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6703866B1 (en) * | 2000-12-19 | 2004-03-09 | International Business Machines Corporation | Selectable interface for interfacing integrated circuit modules |
| CN201869310U (en) * | 2010-11-29 | 2011-06-15 | 深圳市泛海三江电子有限公司 | Self-adaptively connected digital video recorder |
| CN102104582A (en) * | 2009-12-18 | 2011-06-22 | 陈红 | Transmission control protocol and method for sharing channel by paths of real-time multimedia streams |
| CN102819501A (en) * | 2012-08-21 | 2012-12-12 | 天地融科技股份有限公司 | Electronic equipment and data interface type detection method |
| CN105607570A (en) * | 2015-12-25 | 2016-05-25 | 清华大学 | Multi-channel signal acquisition system compatible with multiple protocols |
| CN209913800U (en) * | 2019-07-02 | 2020-01-07 | 深圳市智创电机有限公司 | Interface circuit of single-end-containing encoder and differential encoder |
| CN110708489A (en) * | 2019-09-17 | 2020-01-17 | 浙江大华技术股份有限公司 | Communication method, communication device, electronic device and storage medium |
-
2020
- 2020-03-27 CN CN202010226435.3A patent/CN111491113B/en active Active
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6703866B1 (en) * | 2000-12-19 | 2004-03-09 | International Business Machines Corporation | Selectable interface for interfacing integrated circuit modules |
| CN102104582A (en) * | 2009-12-18 | 2011-06-22 | 陈红 | Transmission control protocol and method for sharing channel by paths of real-time multimedia streams |
| CN201869310U (en) * | 2010-11-29 | 2011-06-15 | 深圳市泛海三江电子有限公司 | Self-adaptively connected digital video recorder |
| CN102819501A (en) * | 2012-08-21 | 2012-12-12 | 天地融科技股份有限公司 | Electronic equipment and data interface type detection method |
| CN105607570A (en) * | 2015-12-25 | 2016-05-25 | 清华大学 | Multi-channel signal acquisition system compatible with multiple protocols |
| CN209913800U (en) * | 2019-07-02 | 2020-01-07 | 深圳市智创电机有限公司 | Interface circuit of single-end-containing encoder and differential encoder |
| CN110708489A (en) * | 2019-09-17 | 2020-01-17 | 浙江大华技术股份有限公司 | Communication method, communication device, electronic device and storage medium |
Non-Patent Citations (2)
| Title |
|---|
| 《全面兼容HDCVI、IP、模拟——大华股份DH-HCVR1604HG-SF同轴高清三混合硬盘录像机》;郑展棒;《中国公共安全》;20140630;102-104 * |
| 《同时支持差分信号输入和单端信号输入的音频接口设计》;深圳市永阜康电子有限公司;《http://www.szczkjgs.com/news_show_144957.htm》;20100718;1-2 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN111491113A (en) | 2020-08-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN111491113B (en) | Hard disk video recorder, video signal access method and computer equipment | |
| CN103259999A (en) | Hot plug detection (HPD) signal output control method and high definition multimedia interface (HDMI) receiving end device and system | |
| US7573353B2 (en) | Circuit topology for multiple loads | |
| JP6003681B2 (en) | Surge protection circuit and communication device | |
| CN108107309A (en) | Integrated circuit test system | |
| CN109357769B (en) | Signal processor of infrared focal plane detector assembly | |
| US20210391861A1 (en) | Systems and methods for signal distribution | |
| US20090108956A1 (en) | Circuit topology for multiple loads | |
| US9191192B2 (en) | Digital NRZI signal for serial interconnect communications between the link layer and physical layer | |
| US9654784B2 (en) | Digital color image compression method and device | |
| US11228313B2 (en) | Signal transmission circuit | |
| US10225505B2 (en) | Electronic device for analyzing a scene | |
| US20030172211A1 (en) | Dual input/output automatic selection device | |
| JP4910405B2 (en) | Analog input device | |
| CN109813998A (en) | A kind of digital equipment interface humidity detection circuit and terminal | |
| TWI598600B (en) | Method for performing cable diagnostics in a network system, and associated apparatus | |
| US20130076541A1 (en) | Apparatus and scanning method for key input apparatus | |
| TWI546551B (en) | Multi-analysis system and its multi-analyzer | |
| US10999546B2 (en) | Image sensor and method of operating same | |
| US20230036211A1 (en) | Control circuit and method for calibrating signal converter, and signal conversion system using the same | |
| CN117075836B (en) | Anti-interference device for display signal, display and electronic equipment | |
| CN114584724B (en) | Image sensor based on column interweaving type pixel structure | |
| US8296492B2 (en) | Power supply circuit for IEEE 1394 interface | |
| CN220465418U (en) | Reversing image signal stabilizing circuit and reversing image system | |
| CN218974527U (en) | Multi-breaker trip detection circuit for transfer switch electrical appliance |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |