CN111489717A - Liquid crystal display panel and charging control method of liquid crystal display panel - Google Patents

Liquid crystal display panel and charging control method of liquid crystal display panel Download PDF

Info

Publication number
CN111489717A
CN111489717A CN202010398553.2A CN202010398553A CN111489717A CN 111489717 A CN111489717 A CN 111489717A CN 202010398553 A CN202010398553 A CN 202010398553A CN 111489717 A CN111489717 A CN 111489717A
Authority
CN
China
Prior art keywords
pixel
sub
charging
phase
polarity
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202010398553.2A
Other languages
Chinese (zh)
Inventor
高翔
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TCL China Star Optoelectronics Technology Co Ltd
Original Assignee
TCL China Star Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by TCL China Star Optoelectronics Technology Co Ltd filed Critical TCL China Star Optoelectronics Technology Co Ltd
Priority to CN202010398553.2A priority Critical patent/CN111489717A/en
Publication of CN111489717A publication Critical patent/CN111489717A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611Control of matrices with row and column drivers
    • G09G3/3614Control of polarity reversal in general

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

The application discloses a liquid crystal display panel, which comprises pixel rows, scanning lines, a gate driver and a time schedule controller; the sub-pixels with different charging polarities in the same pixel row are charged and controlled by different scanning signals, and the scanning signals with the rear phases can delay the turn-off of positive polarity charging, so that the condition of insufficient positive polarity charging is improved; the scanning signal with the preposed phase can turn off the negative polarity charging in advance, thereby avoiding the problem of negative polarity charging error.

Description

Liquid crystal display panel and charging control method of liquid crystal display panel
Technical Field
The application relates to the technical field of display, in particular to the technical field of liquid crystal display, and particularly relates to a liquid crystal display panel and a charging control method of the liquid crystal display panel.
Background
When the liquid crystal display panel carries out polarity charging, because the charging time of the positive polarity and the negative polarity is the same, and the falling edge of the scanning signal has a certain gradient, when the positive polarity charging is carried out, the charging stage is not finished, the potential of the scanning signal is already reduced to be insufficient to open the grid electrode of the corresponding pixel, and the charging of the corresponding pixel is insufficient; when the negative polarity is charged, the charging stage is finished, and the potential of the scanning signal is not reduced to the gate-off potential of the corresponding pixel, the corresponding pixel can still be charged with the negative polarity, which causes the charging error of the corresponding pixel, and the charging condition of the liquid crystal display panel is seriously influenced.
Disclosure of Invention
The application provides a liquid crystal display panel, which solves the problems of insufficient positive polarity charging and negative polarity charging error when the liquid crystal display panel is charged with polarity.
In a first aspect, the present application provides a liquid crystal display panel, which includes pixel rows, scan lines, a gate driver, and a timing controller; the pixel array comprises a plurality of pixel rows, a plurality of charge-up circuits and a plurality of charge-up control circuits, wherein each pixel row is provided with a plurality of first sub-pixels and second sub-pixels which are alternately arranged and have different charge polarities; a plurality of scanning lines for transmitting corresponding scanning signals, wherein different scanning lines are respectively connected with the first sub-pixel and the second sub-pixel; the gate driver is connected with the scanning lines and used for outputting scanning signals to sequentially control the corresponding pixel rows to carry out charging and discharging; the time schedule controller is connected with the gate driver and is used for outputting scanning signals with leading phases or trailing phases according to the polarity control signals; when the polarity control signal is converted from a low potential to a high potential, the corresponding sub-pixel carries out positive polarity charging, and the time schedule controller outputs a scanning signal which controls the post phase of the sub-pixel correspondingly so as to delay the turn-off of the positive polarity charging; when the polarity control signal is converted from high potential to low potential, the corresponding sub-pixel carries out negative polarity charging, and the time schedule controller outputs the scanning signal of the phase lead of the corresponding control sub-pixel to cut off the negative polarity charging in advance.
In a first implementation form of the first aspect, the phase amount of the scanning signal is advanced by a positive number of pixel clocks.
In a second implementation form of the first aspect, the phase amount of the scanning signal after the first is a positive number of pixel clocks.
In a third implementation form of the first aspect, the liquid crystal display panel further comprises a level shift circuit; the level shift circuit is connected to the timing controller and the gate driver, and is used for level shifting of the scan signal.
Based on the first aspect, in a fourth implementation manner of the first aspect, when the polarity control signal is switched from a low potential to a high potential, the first sub-pixel performs positive polarity charging, the timing controller outputs a scanning signal with a post-phase, and the scanning signal controls delayed turn-off of the positive polarity charging of the first sub-pixel; the second sub-pixel carries out negative polarity charging, the time schedule controller outputs scanning signals with leading phases, and the scanning signals control the negative polarity charging of the second sub-pixel to be turned off in advance.
Based on the fourth implementation manner of the first aspect, in the fifth implementation manner of the first aspect, when the polarity control signal is switched from a high potential to a low potential, the first sub-pixel performs negative polarity charging, the timing controller outputs a scan signal with a leading phase, and the scan signal controls the negative polarity charging of the first sub-pixel to be turned off in advance; the second sub-pixel is charged with positive polarity, the time schedule controller outputs scanning signals with the rear phases, and the scanning signals control the delayed turn-off of the positive polarity charging of the second sub-pixel.
Based on the first aspect, in a sixth implementation manner of the first aspect, when the polarity control signal is switched from a low potential to a high potential, the first sub-pixel performs negative polarity charging, the timing controller outputs a scan signal with a leading phase, and the scan signal controls the negative polarity charging of the first sub-pixel to be turned off in advance; the second sub-pixel is charged with positive polarity, the time schedule controller outputs scanning signals with the rear phases, and the scanning signals control the delayed turn-off of the positive polarity charging of the second sub-pixel.
Based on the sixth implementation manner of the first aspect, in the seventh implementation manner of the first aspect, when the polarity control signal is switched from a high potential to a low potential, the first sub-pixel performs positive polarity charging, the timing controller outputs a scanning signal with a post-phase, and the scanning signal controls delayed turn-off of the positive polarity charging of the first sub-pixel; the second sub-pixel carries out negative polarity charging, the time schedule controller outputs scanning signals with leading phases, and the scanning signals control the negative polarity charging of the second sub-pixel to be turned off in advance.
In an eighth implementation form of the first aspect, based on any implementation form of the first aspect, the scan signal is preceded by a different phase amount than the scan signal is succeeded by.
In a second aspect, the present application provides a charge control method for a liquid crystal display panel, where the liquid crystal display panel includes a plurality of pixel rows and a first scan line and a second scan line connected to the pixel rows; the pixel row is provided with a plurality of first sub-pixels and second sub-pixels which are alternately arranged and have different charging polarities; a first scanning line for transmitting a first scanning signal is connected with the first sub-pixel; a second scanning line for transmitting a second scanning signal is connected with the second sub-pixel; the charging control method comprises the following steps: detecting the potential state of the polarity control signal; when the potential state is high potential, the phase of the first scanning signal is arranged at the back, and the phase of the second scanning signal is arranged at the front; when the potential state is a low potential, the phase of the first scanning signal is prepositioned, and the phase of the second scanning signal is postpositioned; when the potential state is high potential, the first sub-pixel carries out positive charging, and the second sub-pixel carries out negative charging; when the potential state is a low potential, the first sub-pixel carries out negative polarity charging, and the second sub-pixel carries out positive polarity charging.
According to the liquid crystal display panel, the sub-pixels with different charging polarities in the same pixel row are subjected to charging control by adopting different scanning signals, the scanning signals with the rear phases can delay the turn-off of positive polarity charging, and the condition of insufficient positive polarity charging is improved; the scanning signal with the preposed phase can turn off the negative polarity charging in advance, thereby avoiding the problem of negative polarity charging error.
Drawings
The technical solution and other advantages of the present application will become apparent from the detailed description of the embodiments of the present application with reference to the accompanying drawings.
Fig. 1 is a schematic diagram of a polarity charging effect in a conventional technical solution.
Fig. 2 is a schematic view of a first structure of a liquid crystal display panel according to an embodiment of the present disclosure.
Fig. 3 is a schematic view illustrating a polarity charging effect of the liquid crystal display panel shown in fig. 2.
Fig. 4 is a schematic view of a second structure of a liquid crystal display panel according to an embodiment of the present disclosure.
Fig. 5 is a flowchart illustrating a charging control method for a liquid crystal display panel according to an embodiment of the present disclosure.
Detailed Description
The technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application. It is to be understood that the embodiments described are only a few embodiments of the present application and not all embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application.
For a better understanding of the inventive objects of the present application, the following is set forth:
as shown in fig. 1, when the liquid crystal display panel is charged with a polarity, the charging time of the theoretical curve D1+ of the positive data signal and the charging time of the theoretical curve D1-of the negative data signal are the same, and the falling edge of the scan signal S has a certain slope, when the positive data signal D2+ is actually charged, as shown in a, the charging phase has not ended, and the potential of the scan signal S has dropped to a level insufficient to turn on the gate of the corresponding pixel, resulting in insufficient charging of the corresponding pixel; when the negative polarity data signal D2-is actually charged, as shown at B, the charging phase has ended, and the potential of the scan signal S has not yet dropped to the gate-off potential of the corresponding pixel, the corresponding pixel can still be charged with an undesired negative polarity, resulting in charging errors of the corresponding pixel, which seriously affect the charging condition of the liquid crystal display panel.
As shown in FIGS. 2 and 3, the present embodiment provides a liquid crystal display panel including a plurality of pixel rows P L, a plurality of scan lines G, a gate driver 10 and a timing controller 20, wherein the liquid crystal display panel has a plurality of pixel rows P L, the pixel row P L has a plurality of first subpixels P1 and second subpixels P2 which are alternately arranged and have different charging polarities, the plurality of scan lines G transmitting corresponding scan signals, the different scan lines G are respectively connected with the first subpixels P1 and the second subpixels P2, so that one scan line G correspondingly controls one polarity of subpixels, the other scan line G correspondingly controls the other polarity of subpixels, the gate driver 10 is connected with the scan lines G for outputting the scan signals to sequentially control the corresponding pixel rows P3528 to perform charging and discharging, the timing controller 20 is connected with the gate driver 10 for outputting the scan signals G2 with a phase leading or trailing phase according to the polarity control signal, wherein the charge control signal is converted from a low polarity to a high polarity, the charge control signal is converted to a positive polarity, the charge control is performed by the timing controller 20 to prevent the charge control of the pixel rows P1, and the charge control of the pixel rows P23 is performed by a charge control signal with a high polarity, and the charge control signal is delayed.
Wherein G1 represents the phase-advanced scan signal; g2 represents the phase-posted scan signal.
Specifically, in one embodiment, but not limited to, during odd frames, when the polarity control signal is switched from the low level to the high level, the first sub-pixel P1 is charged with positive polarity, the timing controller 20 outputs the scan signal G2 with a post-phase, and the scan signal controls the charging of the first sub-pixel P1 with positive polarity to be turned off with a delay; the second sub-pixel P2 is charged with negative polarity, the timing controller 20 outputs the scan signal G1 with a phase advanced, and the scan signal controls the second sub-pixel P2 to be charged with negative polarity and to be turned off in advance.
In one embodiment, but not limited to, during an even frame, when the polarity control signal is switched from a high level to a low level, the first sub-pixel P1 is charged with negative polarity, the timing controller 20 outputs the scan signal G1 with a leading phase, and the scan signal controls the charging of negative polarity of the first sub-pixel P1 to be turned off in advance; the second sub-pixel P2 is charged with positive polarity, and the timing controller 20 outputs the scan signal G2 with a post-phase, which controls the delayed turn-off of the charging with positive polarity of the second sub-pixel P2.
In one embodiment, but not limited to, when the polarity control signal is switched from a low voltage level to a high voltage level during an odd frame, the first sub-pixel P1 is charged with negative polarity, the timing controller 20 outputs the scan signal G1 with a leading phase, and the scan signal controls the charging of negative polarity of the first sub-pixel P1 to be turned off in advance; the second sub-pixel P2 is charged with positive polarity, and the timing controller 20 outputs the scan signal G2 with a post-phase, which controls the delayed turn-off of the charging with positive polarity of the second sub-pixel P2.
In one embodiment, but not limited to, during even frames, when the polarity control signal is switched from high to low, the first sub-pixel P1 is charged with positive polarity, the timing controller 20 outputs the scan signal G2 with a post-phase, and the scan signal controls the charging of the first sub-pixel P1 with positive polarity to be turned off with delay; the second sub-pixel P2 is charged with negative polarity, the timing controller 20 outputs the scan signal G1 with a phase advanced, and the scan signal controls the second sub-pixel P2 to be charged with negative polarity and to be turned off in advance.
It will be appreciated that the polarity control signal is used to control the polarity inversion of the data signal.
In one embodiment, the scan signal is advanced by a positive number of pixel clocks.
In one embodiment, the phase amount of the scan signal is followed by a positive number of pixel clocks.
It will be appreciated that the amount of phase of the leading or trailing sweep signal should be adjusted in accordance with the falling edge slope of the sweep signal.
In one embodiment, the leading phase amount of the scan signal and the trailing phase amount of the scan signal may be different, but may also be the same; in a normal case, the leading phase amount of the scanning signal is larger than the trailing phase amount of the scanning signal according to the gradient situation of the falling edge of the scanning signal.
As shown in fig. 4, in one embodiment, the liquid crystal display panel further includes a level conversion circuit 30; the level shift circuit 30 is connected to the timing controller 20 and the gate driver 10 for level shifting of the scan signals.
As shown in fig. 2 and 5, in one embodiment, the present application provides a charging control method for a liquid crystal display panel, the liquid crystal display panel includes a plurality of pixel rows P L and a first scan line G and a second scan line G connected to the pixel rows P L, the pixel row P L has a plurality of first sub-pixels P1 and second sub-pixels P2 which are alternately arranged and have different charging polarities, the first scan line G for transmitting a first scan signal is connected to the first sub-pixels P1, the second scan line G for transmitting a second scan signal is connected to the second sub-pixels P2, the charging control method includes the following steps:
step S10: detecting the potential state of the polarity control signal;
step S20: when the potential state is high potential, the phase of the first scanning signal is arranged at the back, and the phase of the second scanning signal is arranged at the front;
step S30: when the potential state is a low potential, the phase of the first scanning signal is prepositioned, and the phase of the second scanning signal is postpositioned;
when the potential state is high, the first sub-pixel P1 is charged with positive polarity, and the second sub-pixel P2 is charged with negative polarity; when the potential state is a low potential, the first sub-pixel P1 is charged with negative polarity, and the second sub-pixel P2 is charged with positive polarity.
It can be understood that, in the charge control method for the liquid crystal display panel provided in this embodiment, different scanning signals can be used to perform charge control on the sub-pixels with different charging polarities in the same pixel row, and the scanning signal with the post-phase position can delay the turn-off of the positive polarity charge, so that the situation of insufficient positive polarity charge is improved; the scanning signal with the preposed phase can turn off the negative polarity charging in advance, thereby avoiding the problem of negative polarity charging error.
It should be understood that the timing controller 20 can correspondingly adjust the output timing of the scan signal, or delay or advance the output timing according to the potential state of the polarity control signal.
In one embodiment, the timing controller 20 may include a register, and the timing controller 20 may store the corresponding scan signals into the register or call the corresponding scan signals from the register, where the scan signals may be pre-stored in the register in advance, and when the polarity control signal is subjected to the potential inversion, the timing controller 20 may call the corresponding scan signals in advance or in delay, so as to complete the phase pre-positioning or the phase post-positioning of the scan signals, which is understood that the effective level maintaining time of the scan signals is not changed in the process.
In the foregoing embodiments, the descriptions of the respective embodiments have respective emphasis, and for parts that are not described in detail in a certain embodiment, reference may be made to related descriptions of other embodiments.
The liquid crystal display panel provided by the embodiment of the present application is described in detail above, and the principle and the implementation of the present application are explained by applying specific examples herein, and the description of the above embodiment is only used to help understanding the technical solution and the core idea of the present application; those of ordinary skill in the art will understand that: the technical solutions described in the foregoing embodiments may still be modified, or some technical features may be equivalently replaced; such modifications or substitutions do not depart from the spirit and scope of the present disclosure as defined by the appended claims.

Claims (10)

1. A liquid crystal display panel, comprising:
a plurality of pixel rows having a plurality of first and second sub-pixels alternately arranged and charged with different polarities;
a plurality of scanning lines for transmitting corresponding scanning signals, wherein different scanning lines are respectively connected with the first sub-pixel and the second sub-pixel;
the gate driver is connected with the scanning lines and used for outputting the scanning signals to sequentially control the corresponding pixel rows to charge and discharge; and
the time sequence controller is connected with the gate driver and is used for outputting the scanning signals with the preposed phases or the postpositional phases according to polarity control signals;
when the polarity control signal is converted from a low potential to a high potential, the corresponding sub-pixel is charged in a positive polarity, and the time schedule controller outputs the scanning signal which correspondingly controls the post-phase position of the sub-pixel so as to delay and turn off the charging in the positive polarity; when the polarity control signal is converted from a high potential to a low potential, the corresponding sub-pixel carries out negative polarity charging, and the time schedule controller outputs the scanning signal which correspondingly controls the phase lead of the sub-pixel so as to cut off the negative polarity charging in advance.
2. The liquid crystal display panel according to claim 1, wherein the scanning signal is advanced by a phase amount of a positive number of pixel clocks.
3. The liquid crystal display panel according to claim 1, wherein the scanning signal is followed by a phase amount of a positive number of pixel clocks.
4. The liquid crystal display panel according to claim 1, further comprising a level conversion circuit;
the level conversion circuit is connected with the time sequence controller and the gate driver and is used for level conversion of the scanning signals.
5. The liquid crystal display panel according to claim 1, wherein the first sub-pixel is charged with positive polarity when the polarity control signal is switched from a low potential to a high potential, the timing controller outputs the scan signal with a post-phase, and the scan signal controls the delayed turn-off of the charging with positive polarity of the first sub-pixel; the second sub-pixel carries out negative polarity charging, the time sequence controller outputs the scanning signal with a preposed phase, and the scanning signal controls the negative polarity charging of the second sub-pixel to be turned off in advance.
6. The liquid crystal display panel according to claim 5, wherein the first sub-pixel is charged with negative polarity when the polarity control signal is switched from high potential to low potential, the timing controller outputs the scan signal with a leading phase, and the scan signal controls the charging of negative polarity of the first sub-pixel to be turned off in advance; the second sub-pixel is charged in positive polarity, the time schedule controller outputs the scanning signal with the postpositional phase, and the scanning signal controls the delayed turn-off of the charging in positive polarity of the second sub-pixel.
7. The liquid crystal display panel according to claim 1, wherein the first sub-pixel is charged with negative polarity when the polarity control signal is switched from a low potential to a high potential, the timing controller outputs the scan signal with a leading phase, and the scan signal controls the charging of the negative polarity of the first sub-pixel to be turned off in advance; the second sub-pixel is charged in positive polarity, the time schedule controller outputs the scanning signal with the postpositional phase, and the scanning signal controls the delayed turn-off of the charging in positive polarity of the second sub-pixel.
8. The LCD panel of claim 7, wherein the first sub-pixel is charged with positive polarity when the polarity control signal is switched from high to low, the timing controller outputs the scan signal with a post-phase, and the scan signal controls the delayed turn-off of the charge with positive polarity of the first sub-pixel; the second sub-pixel carries out negative polarity charging, the time sequence controller outputs the scanning signal with a preposed phase, and the scanning signal controls the negative polarity charging of the second sub-pixel to be turned off in advance.
9. The liquid crystal display panel according to any one of claims 1 to 8, wherein a phase amount of a leading position of the scanning signal is different from a phase amount of a trailing position of the scanning signal.
10. The charging control method of the liquid crystal display panel is characterized in that the liquid crystal display panel comprises a plurality of pixel rows and a first scanning line and a second scanning line which are connected with the pixel rows; the pixel row is provided with a plurality of first sub-pixels and second sub-pixels which are alternately arranged and have different charging polarities; the first scanning line used for transmitting a first scanning signal is connected with the first sub-pixel; the second scanning line used for transmitting a second scanning signal is connected with the second sub-pixel;
the charging control method comprises the following steps:
detecting the potential state of the polarity control signal;
when the potential state is a high potential, the phase of the first scanning signal is arranged at the back, and the phase of the second scanning signal is arranged at the front;
when the potential state is a low potential, the phase of the first scanning signal is preposed, and the phase of the second scanning signal is postpositioned;
when the potential state is a high potential, the first sub-pixel is charged with positive polarity, and the second sub-pixel is charged with negative polarity; when the potential state is a low potential, the first sub-pixel carries out negative polarity charging, and the second sub-pixel carries out positive polarity charging.
CN202010398553.2A 2020-05-12 2020-05-12 Liquid crystal display panel and charging control method of liquid crystal display panel Pending CN111489717A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202010398553.2A CN111489717A (en) 2020-05-12 2020-05-12 Liquid crystal display panel and charging control method of liquid crystal display panel

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202010398553.2A CN111489717A (en) 2020-05-12 2020-05-12 Liquid crystal display panel and charging control method of liquid crystal display panel

Publications (1)

Publication Number Publication Date
CN111489717A true CN111489717A (en) 2020-08-04

Family

ID=71795227

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202010398553.2A Pending CN111489717A (en) 2020-05-12 2020-05-12 Liquid crystal display panel and charging control method of liquid crystal display panel

Country Status (1)

Country Link
CN (1) CN111489717A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2022247279A1 (en) * 2021-05-27 2022-12-01 惠科股份有限公司 Liquid crystal display device and driving method therefor
WO2023077535A1 (en) * 2021-11-02 2023-05-11 Tcl华星光电技术有限公司 Pixel charging method and display panel

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101676985A (en) * 2008-09-17 2010-03-24 北京京东方光电科技有限公司 Liquid crystal display signal inversion driving method
CN105511184A (en) * 2016-01-13 2016-04-20 深圳市华星光电技术有限公司 Liquid crystal display panel and driving method thereof
CN106297689A (en) * 2015-06-29 2017-01-04 三星显示有限公司 The method driving display floater, the display device performing the method and the equipment of driving
US20170103695A1 (en) * 2015-10-13 2017-04-13 Seiko Epson Corporation Circuit device, electro-optical apparatus, and electronic instrument
US20180053478A1 (en) * 2016-01-13 2018-02-22 Shenzhen China Star Optoelectronics Technology Co., Ltd. Liquid crystal display panel and driving method thereof
CN109671410A (en) * 2019-01-30 2019-04-23 惠科股份有限公司 Driving method, device and equipment of display panel and storage medium

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101676985A (en) * 2008-09-17 2010-03-24 北京京东方光电科技有限公司 Liquid crystal display signal inversion driving method
CN106297689A (en) * 2015-06-29 2017-01-04 三星显示有限公司 The method driving display floater, the display device performing the method and the equipment of driving
US20170103695A1 (en) * 2015-10-13 2017-04-13 Seiko Epson Corporation Circuit device, electro-optical apparatus, and electronic instrument
CN105511184A (en) * 2016-01-13 2016-04-20 深圳市华星光电技术有限公司 Liquid crystal display panel and driving method thereof
US20180053478A1 (en) * 2016-01-13 2018-02-22 Shenzhen China Star Optoelectronics Technology Co., Ltd. Liquid crystal display panel and driving method thereof
CN109671410A (en) * 2019-01-30 2019-04-23 惠科股份有限公司 Driving method, device and equipment of display panel and storage medium

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2022247279A1 (en) * 2021-05-27 2022-12-01 惠科股份有限公司 Liquid crystal display device and driving method therefor
WO2023077535A1 (en) * 2021-11-02 2023-05-11 Tcl华星光电技术有限公司 Pixel charging method and display panel

Similar Documents

Publication Publication Date Title
CN107507599B (en) Shift register unit and driving method thereof, gate drive circuit and display device
JP4619996B2 (en) Gate driver and gate driver driving method
US20190311691A1 (en) Shift register and method for driving the same, gate driving circuit, and display device
US20190066617A1 (en) Shift Register Unit, Gate Driving Circuit and Driving Method Thereof
US6329980B1 (en) Driving circuit for display device
JP2021534530A (en) Shift register unit, gate drive circuit, display device and drive method
US10296121B2 (en) Shift register, display device provided with same, and shift register driving method
EP2966649B1 (en) Shift register, gate electrode driver circuit, array substrate, and display device
US9041693B2 (en) Scan driver and organic light emitting display using the scan driver
KR102271628B1 (en) Method of driving display panel and display apparatus for performing the method
US10748465B2 (en) Gate drive circuit, display device and method for driving gate drive circuit
CN101295546A (en) Shifting register and LCD
EP3557581B1 (en) Goa circuit, array substrate, and display device
CN107561752B (en) Array substrate, driving method thereof and display panel
CN111489717A (en) Liquid crystal display panel and charging control method of liquid crystal display panel
CN103854622B (en) A kind of gate driver circuit
US10332471B2 (en) Pulse generation device, array substrate, display device, drive circuit and driving method
CN101399020B (en) Drive method for pre-charging pixel by LCD device
CN110517619B (en) Shift register unit and driving method thereof, grid driving circuit and display device
KR20110033807A (en) Shift register and gate line driving device
WO2022156147A1 (en) Driving method for display panel, and display panel
CN105047154A (en) Driving compensating circuit, liquid crystal display device with driving compensating circuit and driving method
CN114863894B (en) Display driving method, circuit and display panel
KR101441392B1 (en) A display device having a shift register
US11217150B2 (en) Compensated triple gate driving circuit, a method, and a display apparatus

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20200804

RJ01 Rejection of invention patent application after publication