CN111435208B - Liquid crystal display device, liquid crystal display panel and driving method thereof - Google Patents
Liquid crystal display device, liquid crystal display panel and driving method thereof Download PDFInfo
- Publication number
- CN111435208B CN111435208B CN201910027208.5A CN201910027208A CN111435208B CN 111435208 B CN111435208 B CN 111435208B CN 201910027208 A CN201910027208 A CN 201910027208A CN 111435208 B CN111435208 B CN 111435208B
- Authority
- CN
- China
- Prior art keywords
- sub
- pixel unit
- voltage
- liquid crystal
- storage capacitor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136213—Storage capacitors associated with the pixel electrode
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136286—Wiring, e.g. gate line, drain line
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3674—Details of drivers for scan electrodes
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Nonlinear Science (AREA)
- Crystallography & Structural Chemistry (AREA)
- Chemical & Material Sciences (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Optics & Photonics (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Liquid Crystal (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Liquid Crystal Display Device Control (AREA)
Abstract
The application belongs to the technical field of liquid crystal display, provides a liquid crystal display panel and liquid crystal display device, includes: a data line configured to transmit a data signal; a scan line configured to transmit a scan signal; and a pixel unit formed by interleaving the data line and the scan line, the pixel unit including a first sub-pixel unit and a second sub-pixel unit; the scanning line connected with the second sub-pixel unit and the pixel electrode of the first sub-pixel unit form a first storage capacitor, and the scanning line connected with the first sub-pixel unit and the pixel electrode of the second sub-pixel unit form a second storage capacitor.
Description
Technical Field
The application belongs to the technical field of liquid crystal display, and particularly relates to a liquid crystal display device, a liquid crystal display panel and a driving method thereof.
Background
In the existing pixel design of the liquid crystal display panel, because the parasitic capacitance Cgs exists between the gate electrode and the source electrode, when the element is turned off after the pixel is charged, the change of the gate voltage generates redistribution action on the liquid crystal capacitance and the storage capacitance charge of the pixel through the parasitic capacitance Cgs, so that the voltage after the original pixel is charged generates a kick back phenomenon, and the phenomenon can lead the liquid crystal panel to generate flicker.
In order to make the pixel have enough storage capacitor to maintain the pixel potential during the off period of the TFT, the storage capacitor Cst needs to be designed to store the charge and maintain the pixel potential. In order to allow enough storage capacitance to maintain the pixel potential during the off period of the TFT, the pixel charge leaks through all parasitic capacitances on the pixel before the pixel is turned on for the next charging time, causing a voltage drop in the pixel potential. The pixel potential needs to be maintained by designing the storage capacitor Cst with a large enough size to store charges, which is called voltage maintenance, and the large storage capacitor Cst needs a large area of the common electrode metal electrode, so that the effective pixel aperture ratio is reduced.
Therefore, the conventional technical scheme has the problem that the size of the storage capacitor and the aperture ratio of the effective pixel cannot be compatible.
Disclosure of Invention
In view of this, embodiments of the present disclosure provide a liquid crystal display device, a liquid crystal display panel and a driving method thereof, so as to solve the problem that the size of the storage capacitor and the aperture ratio of the effective pixel are incompatible in the conventional technical solution.
An embodiment of the present application relates to a liquid crystal display panel, including:
a data line configured to transmit a data signal;
a scan line configured to transmit a scan signal; and
the pixel unit is formed by interleaving the data line and the scanning line and comprises a first sub-pixel unit and a second sub-pixel unit;
the scanning line connected with the second sub-pixel unit and the pixel electrode of the first sub-pixel unit form a first storage capacitor, and the scanning line connected with the first sub-pixel unit and the pixel electrode of the second sub-pixel unit form a second storage capacitor.
In one embodiment, a first scanning metal line extends from a scanning line connected to the second sub-pixel unit in the extending direction of the data line, a second scanning metal line extends from a scanning line connected to the first sub-pixel unit in the extending direction of the data line, an overlapping region of the first scanning metal line and the first sub-pixel unit forms the first storage capacitor, and an overlapping region of the second scanning metal line and the second sub-pixel unit forms the second storage capacitor.
In one embodiment, the first storage capacitor has the same size as the second storage capacitor.
In one embodiment, the output voltage of the scan line includes an element on voltage, an element off voltage, and a regulation voltage, the regulation voltage being less than the element off voltage.
An embodiment of the present application provides a liquid crystal display device including:
a data line configured to transmit a data signal;
a scan line configured to transmit a scan signal; and
the pixel unit is formed by interleaving the data line and the scanning line and comprises a first sub-pixel unit and a second sub-pixel unit;
the scanning line connected with the second sub-pixel unit and the pixel electrode of the first sub-pixel unit form a first storage capacitor, and the scanning line connected with the first sub-pixel unit and the pixel electrode of the second sub-pixel unit form a second storage capacitor;
a scan driving unit configured to drive the scan lines.
In one embodiment, a first scanning metal line extends from a scanning line connected to the second sub-pixel unit in the extending direction of the data line, a second scanning metal line extends from a scanning line connected to the first sub-pixel unit in the extending direction of the data line, an overlapping region of the first scanning metal line and the first sub-pixel unit forms the first storage capacitor, and an overlapping region of the second scanning metal line and the second sub-pixel unit forms the second storage capacitor.
In one embodiment, the first storage capacitor has the same size as the second storage capacitor.
In one embodiment, the output voltage of the scan line includes an element on voltage, an element off voltage, and a regulation voltage, the regulation voltage being less than the element off voltage.
An embodiment of the present application further provides a driving method based on the above liquid crystal display panel, where the driving method includes:
inputting a starting voltage to a scanning line input element connected with the first sub-pixel unit, and inputting a regulating voltage to a scanning line connected with the second sub-pixel unit;
inputting a regulating voltage to a scanning line connected with the first sub-pixel unit, and inputting a component starting voltage to a scanning line connected with the second sub-pixel unit;
turning off voltage to a scanning line input element connected with the first sub-pixel unit, and inputting adjusting voltage to a scanning line connected with the second sub-pixel unit;
and turning off the voltage to a scanning line input element connected with the second sub-pixel unit.
In one embodiment, the time for inputting the adjustment voltage to the scan line connected with the first sub-pixel unit is equal to the time for inputting the adjustment voltage to the second sub-pixel unit and the scan line.
The liquid crystal display panel divides the pixel into the first sub-pixel unit and the second sub-pixel unit, the scanning line connected with the second sub-pixel unit and the pixel electrode of the first sub-pixel unit form a first storage capacitor, the scanning line connected with the first sub-pixel unit and the pixel electrode of the second sub-pixel unit form a second storage capacitor, the pixel opening is increased while the storage capacitor is increased, flicker caused by kick back phenomenon can be reduced by increasing the storage capacitor, the light output quantity of the liquid crystal display is increased by increasing the pixel opening, and the display effects of saving energy, saving cost and high brightness can be obtained.
Drawings
Fig. 1 is a schematic view of a pixel unit structure of a liquid crystal display panel according to an embodiment of the present disclosure;
fig. 2 is a schematic structural diagram of a pixel unit of a liquid crystal display panel according to an embodiment of the present disclosure;
FIG. 3 is a schematic diagram of voltage signals of a pixel electrode and a scan line of a first sub-pixel unit of an LCD panel according to a first embodiment of the present disclosure;
FIG. 4 is a schematic diagram of voltage signals of a pixel electrode and a scan line of a second sub-pixel unit of an LCD panel according to a first embodiment of the present disclosure;
FIG. 5 is a schematic diagram of voltage signals of a pixel electrode and a scan line of a first sub-pixel unit of an LCD panel according to a second embodiment of the present disclosure;
FIG. 6 is a schematic diagram of voltage signals of a pixel electrode and a scan line of a second sub-pixel unit of an LCD panel according to a second embodiment of the present application;
fig. 7 is a specific flowchart of a driving method of a liquid crystal display panel according to an embodiment of the present application.
Detailed Description
In order to make the technical solutions better understood by those skilled in the art, the technical solutions in the embodiments of the present application will be clearly described below with reference to the drawings in the embodiments of the present application, and it is obvious that the described embodiments are some embodiments of the present application, but not all embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application.
The terms "comprises" and "comprising," and any variations thereof, in the description and claims of this application and the drawings described above, are intended to cover non-exclusive inclusions. For example, a process, method, or system, article, or apparatus that comprises a list of steps or elements is not limited to only those steps or elements listed, but may alternatively include other steps or elements not listed, or inherent to such process, method, article, or apparatus. Furthermore, the terms "first," "second," and "third," etc. are used to distinguish between different objects and are not used to describe a particular order.
As shown in fig. 1, the present embodiment provides a liquid crystal display panel, which includes data lines 11, scan lines 12, and pixel units 13. Wherein, the data lines 11 are configured to transmit data signals, the scan lines 12 are configured to transmit scan signals, and the pixel units 13 are formed by interleaving the data lines 11 and the scan lines 12.
The pixel unit 13 includes a first sub-pixel unit 131 and a second sub-pixel unit 132, the first sub-pixel unit 131 includes a first liquid crystal capacitor Clc1, a first storage capacitor Cst1, a first parasitic capacitor Cgs1, and a first switching transistor TFT 1; the first liquid crystal capacitor Clc1 is configured to provide a deflection voltage to liquid crystal molecules in the first sub-pixel unit 131, the first storage capacitor Cst1 is configured to provide a voltage sustaining charge to the first liquid crystal capacitor Clc1, a first parasitic capacitor Cgs1 is formed between the scan line 12 and a pixel electrode of the first sub-pixel unit 131, and the first switching transistor TFT1 is configured to provide a data signal to the first liquid crystal capacitor Clc1 and the first storage capacitor Cst 1. The second sub-pixel unit 132 includes a second liquid crystal capacitor Clc2, a second storage capacitor Cst2, a second parasitic capacitor Cgs2, and a second switching transistor TFT 2; the second liquid crystal capacitor Clc2 is configured to provide a deflection voltage to liquid crystal molecules in the second sub-pixel unit 132, the second storage capacitor Cst2 is configured to provide a voltage sustaining charge to the second liquid crystal capacitor Clc2, a second parasitic capacitor Cgs2 is formed between the scan line 12 and a pixel electrode of the second sub-pixel unit 132, and the second switching transistor TFT2 is configured to provide a data signal to the second liquid crystal capacitor Clc2 and the second storage capacitor Cst 2.
The scan line 12 connected to the second sub-pixel unit 132 and the pixel electrode of the first sub-pixel unit 131 form a first storage capacitor Cst1, and the scan line 12 connected to the first sub-pixel unit 131 and the pixel electrode of the second sub-pixel unit 132 form a second storage capacitor Cst 2.
As shown in fig. 2, fig. 2 is a schematic structural diagram of a display panel provided in this embodiment of the present application, where the data lines 11 and the scan lines 12 are arranged in a vertically staggered manner, the pixel electrode of the first sub-pixel unit 131 and the pixel electrode of the second sub-pixel unit 132 are disposed between adjacent scan lines 12, an overlapping region of the pixel electrode of the first sub-pixel unit 131 and the scan line 12 connected to the second sub-pixel unit 132 forms a first storage capacitor Cst1, and an overlapping region of the pixel electrode of the second sub-pixel unit 132 and the scan line 12 connected to the first sub-pixel unit 131 forms a second storage capacitor Cst 2.
In order to prevent the signal voltage on the data line 11 from affecting the pixel voltage on the pixel electrode, which may cause crosstalk and affect the image quality, a safety distance is generally designed between the pixel electrode and the data line 11 to reduce the crosstalk, but the safety distance may cause a reduction in the aperture ratio, accordingly, in the embodiment of the present invention, the scan line 12 extends a scan metal line in the extending direction of the data line 11, the scan metal line is disposed at two sides of the data line 11, so that an electric field is formed between the data line 11 and the scan metal line, and the electric field is reduced from being formed between the data line 11 and the pixel electrode, thereby reducing or eliminating the safety distance between the pixel electrode and the data line 11, and increasing the aperture ratio. In one embodiment, the scan line 12 connected to the second sub-pixel unit 132 extends to form a first scan metal line 121 in the extending direction of the data line 11, the scan line 12 connected to the first sub-pixel unit 131 extends to form a second scan metal line 122 in the extending direction of the data line 11, an overlapping region of the first scan metal line 121 and the first sub-pixel unit 131 forms a first storage capacitor Cst1, and an overlapping region of the second scan metal line 122 and the second sub-pixel unit 132 forms a second storage capacitor Cst 2.
The gate of the first switching transistor TFT1 is connected to the scan line 12, the drain of the first switching transistor TFT1 is connected to the data line 11, and the source of the first switching transistor TFT1 is connected to the pixel electrode of the first sub-pixel 131 to form the first switching transistor TFT 1; the gate of the second switching transistor TFT2 is connected to the scan line 12, the drain of the second switching transistor TFT2 is connected to the data line 11, and the source of the second switching transistor TFT2 is connected to the pixel electrode of the second sub-pixel element 132, thereby forming the second switching transistor TFT 2.
As shown in fig. 7, the present application also provides a driving method of the above liquid crystal display panel, including:
step S110, inputting a device turn-on voltage VGH to the scan line 12 connected to the first sub-pixel unit 131, and inputting an adjustment voltage V' GL to the scan line 12 connected to the second sub-pixel unit 132;
step S120, inputting a regulation voltage V' GL to the scan line 12 connected to the first sub-pixel unit 131, and inputting an element-on voltage VGH to the scan line 12 connected to the second sub-pixel unit 132;
step S130, inputting a device turn-off voltage VGL to the scan line 12 connected to the first sub-pixel unit 131, and inputting an adjustment voltage V' GL to the scan line 12 connected to the second sub-pixel unit 132;
in step S140, a device turn-off voltage VGL is input to the scan line 12 connected to the second sub-pixel unit 132.
In one embodiment, the time for inputting the adjustment voltage V 'GL to the scan line 12 connected to the first sub-pixel unit 131 is equal to the time for inputting the adjustment voltage V' GL to the second sub-pixel unit 132 and the scan line.
Fig. 3 to 6 are diagrams illustrating the charging timing of the pixel electrode and the voltage driving timing of the scan line 12, where the output voltage of the scan line 12 is composed of the device turn-on voltage VGH, the device turn-off voltage VGL, and the adjusting voltage V ' GL, the adjusting voltage V ' GL is between the device turn-on voltage VGH and the device turn-off voltage VGL, and the adjusting voltage V ' GL is smaller than the device turn-off voltage VGL.
The timing sequence of the scan lines 12 is the device turn-off voltage VGL, the adjustment voltage V 'GL for one period, the device turn-on voltage VGH for one period, the adjustment voltage V' GL for one period, and finally the device turn-off voltage VGL, wherein the timing sequence of the scan lines 12 connected to the first sub-pixel unit 131 is one period later than the timing sequence of the scan lines 12 connected to the second sub-pixel unit 131. The scan line 12 corresponding to the first sub-pixel unit 131 outputs the device turn-on voltage VGH, and the scan line 12 corresponding to the second sub-pixel unit 131 outputs the adjustment voltage V 'GL, such that the scan line 12 corresponding to the second sub-pixel unit 132 outputs the device turn-on voltage VGH and the scan line 12 corresponding to the first sub-pixel unit 131 outputs the adjustment voltage V' GL. When the scan line 12 corresponding to the first sub-pixel unit 131 outputs the device turn-on voltage VGH, the first switching transistor TFT1 is turned on to start charging the first liquid crystal capacitor Clc1, the first storage capacitor Cst1 and the first parasitic capacitor Cgs1, and then the scan line 12 corresponding to the first sub-pixel unit 131 outputs the adjustment voltage V 'GL, but at this time the scan line 12 corresponding to the second sub-pixel unit 132 outputs the device turn-on voltage VGH, so that a first voltage difference is formed by the first storage capacitor Cst1, and then the scan line 12 corresponding to the first sub-pixel unit 131 outputs the device turn-off voltage VGL, and the scan line 12 corresponding to the second sub-pixel unit 132 outputs the device turn-off voltage V' GL, so that a second voltage difference is formed by the first storage capacitor Cst1, and accordingly, the scan line 12 corresponding to the first sub-pixel unit 131 and the scan line 12 corresponding to the second sub-pixel unit 132 output are both the device turn-off voltage VGL, thus, a third voltage difference is formed by the first storage capacitor Cst1, and the charges stored in the first storage capacitor Cst1 are discharged to maintain the pixel potential of the first sub-pixel unit 131. And the charging condition of the second sub-pixel unit is as follows: when the scan line 12 corresponding to the second sub-pixel unit 132 outputs the device turn-on voltage VGH, the second switching transistor TFT2 is turned on, and starts to charge the second liquid crystal capacitor Clc2, the second storage capacitor Cst2 and the second parasitic capacitor Cgs2, and then the scan line 12 corresponding to the second sub-pixel unit 132 outputs the adjustment voltage V' GL, and the second sub-pixel unit 132 is completely charged, and at this time, the scan line 12 corresponding to the first sub-pixel unit 131 outputs the device turn-off voltage VGL, the voltage variation of the scan line 12 is redistributed through the first parasitic capacitor Cgs2 connected to the scan line 12, and at the same time, the second storage capacitor Cst2 starts to store charges, and when the scan line 12 corresponding to the second sub-pixel unit 132 outputs the device turn-off voltage VGL, the charges stored in the second storage capacitor Cst2 are discharged to maintain the pixel potential of the second sub-pixel unit 132.
To ensure the normal charging of the first sub-pixel 131 and the second sub-pixel 132, the period time of the adjusting voltage V 'GL is longer than the period time of the first switching transistor TFT1 and the second switching transistor TFT2, and the charging period of the adjusting voltage V' GL is covered. In practical applications, the time of the turn-on period of the first switching transistor TFT1 is the same as the time of the turn-on period of the second switching transistor TFT2, that is, the period time of the adjustment voltage V' GL is N times the time of the turn-on period of the first switching transistor TFT1 or the time of the turn-on period of the second switching transistor TFT2, where N is greater than or equal to 1.
In principle, the larger the capacitance value of the storage capacitor, the better, but the size of the storage capacitor is also limited due to the limitation of the design area of the liquid crystal display panel and the like. In addition, for different pixel units, due to the manufacturing process, the liquid crystal capacitance, the storage capacitance, and the parasitic capacitance of the sub-pixel units in different pixel units are different, and therefore, different adjustment voltages are input to different sub-pixel units.
In one embodiment, when N is equal to 1, the size of the first storage capacitor Cst1 should satisfy the following requirement:
Vpixel＝Vdata
ΔV1＝ΔV’1+ΔV”1
ΔV’1＝(VGH-V’GL)*Cgs1/(Cgs1+Cst1+Clc1)
ΔV”1＝(V’GL-VGH)*Cst1/(Cgs1+Cst1+Clc1)
ΔV2＝ΔV’2+ΔV”2
ΔV’2＝(V’GL-VGL)*Cgs1/(Cgs1+Cst1+Clc1)
ΔV”2＝(VGH-V’GL)*Cst1/(Cgs1+Cst1+Clc1)
ΔV3＝(V’GL-VGL)*Cst1/(Cgs1+Cst1+Clc1)
the requirement that the delta V1+ delta V2+ delta V3 is 0
Cst1＝(VGH-VGL)*Cgs1/(VGL-V’GL)
Wherein Vpixel is a voltage value of a pixel electrode in the first sub-pixel unit 131, Vdata is a voltage value of the data line 11, and Clc1, Cst1, Cgs1 are capacitance values of the first liquid crystal capacitor Clc1, the first storage capacitor Cst1, and the first parasitic capacitor Cgs1, respectively.
Also, the size of the second storage capacitor Cst2 should satisfy the following requirement:
Vpixel＝Vdata
ΔV1＝ΔV’1+ΔV”1
ΔV’1＝(VGH-V’GL)*Cgs2/(Cgs2+Cst2+Clc2)
ΔV”1＝(V’GL-VGL)*Cst2/(Cgs2+Cst2+Clc2)
ΔV2＝(V’GL-VGL)*Cgs2/(Cgs2+Cst2+Clc2)
the requirement that the delta V1+ delta V2 is 0
Cst2＝(VGH-VGL)*Cgs2/(VGL-V’GL)
Wherein Vpixel is a voltage value of the pixel electrode in the second sub-pixel unit 132, Vdata is a voltage value of the data line 11, and Clc2, Cst2, Cgs2 are capacitance values of the second liquid crystal capacitor Clc2, the second storage capacitor Cst2, and the second parasitic capacitor Cgs2, respectively.
In another embodiment, when N is 2, the size of the first storage capacitor Cst1 should satisfy the following requirement:
Vpixel＝Vdata
ΔV1＝ΔV’1+ΔV”1
ΔV’1＝(VGH-V’GL)*Cgs1/(Cgs1+Cst1+Clc1)
ΔV”1＝(V’GL-VGH)*Cst1/(Cgs1+Cst1+Clc1)
ΔV2＝(VGH-V’GL)*Cst1/(Cgs1+Cst1+Clc1)
ΔV3＝(V’GL-VGL)*Cgs1/(Cgs1+Cst1+Clc1)
ΔV4＝(V’GL-VGL)*Cst1/(Cgs1+Cst1+Clc1)
the requirement that the delta V1+ delta V2+ delta V3+ delta V4 is 0
Cst1＝(VGH-VGL)*Cgs1/(VGL-V’GL)
Wherein Vpixel is a voltage value of the pixel electrode in the first sub-pixel unit 131, Vdata is a voltage value of the data line 11, Clc1, Cst1, Cgs1 are capacitance values of the first liquid crystal capacitor Clc1, the first storage capacitor Cst1, and the first parasitic capacitor Cgs1, Δ V1 is a voltage drop of the pixel electrode in the first sub-pixel unit 131, and Δ V2 is a voltage difference of the pixel electrode in the first sub-pixel unit 131.
Also, the size of the second storage capacitor Cst2 should satisfy the following requirement:
Vpixel＝Vdata
ΔV1＝(VGH-V’GL)*Cgs2/(Cgs2+Cst2+Clc2)
ΔV2＝(V’GL-VGL)*Cst2/(Cgs2+Cst2+Clc2)
ΔV3＝(V’GL-VGL)*Cgs2/(Cgs2+Cst2+Clc2)
the requirement that the delta V1+ delta V2+ delta V3 is 0
Cst2＝(VGH-VGL)*Cgs2/(VGL-V’GL)
Wherein Vpixel is a voltage value of the pixel electrode in the second sub-pixel unit 132, Vdata is a voltage value of the data line 11, and Clc2, Cst2, Cgs2 are capacitance values of the second liquid crystal capacitor Clc2, the second storage capacitor Cst2, and the second parasitic capacitor Cgs2, respectively.
The above-mentioned embodiments are only used for illustrating the technical solutions of the present application, and not for limiting the same; although the present application has been described in detail with reference to the foregoing embodiments, it should be understood by those of ordinary skill in the art that: the technical solutions described in the foregoing embodiments may still be modified, or some technical features may be equivalently replaced; such modifications and substitutions do not substantially depart from the spirit and scope of the embodiments of the present application and are intended to be included within the scope of the present application.
Claims (8)
1. A liquid crystal display panel, comprising:
a data line configured to transmit a data signal;
a scan line configured to transmit a scan signal; and
the pixel unit is formed by interleaving the data line and the scanning line and comprises a first sub-pixel unit and a second sub-pixel unit;
the scanning line connected with the second sub-pixel unit and the pixel electrode of the first sub-pixel unit form a first storage capacitor, and the scanning line connected with the first sub-pixel unit and the pixel electrode of the second sub-pixel unit form a second storage capacitor;
a first scanning metal line extends from the scanning line connected with the second sub-pixel unit in the extending direction of the data line, a second scanning metal line extends from the scanning line connected with the first sub-pixel unit in the extending direction of the data line, the overlapping area of the first scanning metal line and the first sub-pixel unit forms the first storage capacitor, and the overlapping area of the second scanning metal line and the second sub-pixel unit forms the second storage capacitor.
2. The liquid crystal display panel according to claim 1, wherein a size of the first storage capacitor is the same as a size of the second storage capacitor.
3. The liquid crystal display panel according to claim 1, wherein the output voltage of the scanning line includes an element-on voltage, an element-off voltage, and a regulation voltage, the regulation voltage being smaller than the element-off voltage.
4. A liquid crystal display device, characterized in that the liquid crystal display device comprises:
a data line configured to transmit a data signal;
a scan line configured to transmit a scan signal; and
the pixel unit is formed by interleaving the data line and the scanning line and comprises a first sub-pixel unit and a second sub-pixel unit;
the scanning line connected with the second sub-pixel unit and the pixel electrode of the first sub-pixel unit form a first storage capacitor, and the scanning line connected with the first sub-pixel unit and the pixel electrode of the second sub-pixel unit form a second storage capacitor;
a scan driving unit configured to drive the scan lines;
a first scanning metal line extends from the scanning line connected with the second sub-pixel unit in the extending direction of the data line, a second scanning metal line extends from the scanning line connected with the first sub-pixel unit in the extending direction of the data line, the overlapping area of the first scanning metal line and the first sub-pixel unit forms the first storage capacitor, and the overlapping area of the second scanning metal line and the second sub-pixel unit forms the second storage capacitor.
5. The liquid crystal display device according to claim 4, wherein a size of the first storage capacitor is the same as a size of the second storage capacitor.
6. The liquid crystal display device according to claim 4, wherein the output voltage of the scanning line includes an element-on voltage, an element-off voltage, and a regulation voltage, the regulation voltage being smaller than the element-off voltage.
7. A driving method of the liquid crystal display panel according to any one of claims 1 to 3, the driving method comprising:
inputting a starting voltage to a scanning line input element connected with the first sub-pixel unit, and inputting a regulating voltage to a scanning line connected with the second sub-pixel unit;
inputting a regulating voltage to a scanning line connected with the first sub-pixel unit, and inputting a component starting voltage to a scanning line connected with the second sub-pixel unit;
turning off voltage to a scanning line input element connected with the first sub-pixel unit, and inputting adjusting voltage to a scanning line connected with the second sub-pixel unit;
and turning off the voltage to a scanning line input element connected with the second sub-pixel unit.
8. The method for driving a liquid crystal display panel according to claim 7, wherein a time for inputting the adjustment voltage to the scanning line connected to the first sub-pixel unit is equal to a time for inputting the adjustment voltage to the second sub-pixel unit and the scanning line.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910027208.5A CN111435208B (en) | 2019-01-11 | 2019-01-11 | Liquid crystal display device, liquid crystal display panel and driving method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910027208.5A CN111435208B (en) | 2019-01-11 | 2019-01-11 | Liquid crystal display device, liquid crystal display panel and driving method thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN111435208A CN111435208A (en) | 2020-07-21 |
| CN111435208B true CN111435208B (en) | 2021-04-16 |
Family
ID=71579817
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910027208.5A Active CN111435208B (en) | 2019-01-11 | 2019-01-11 | Liquid crystal display device, liquid crystal display panel and driving method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111435208B (en) |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1488083A (en) * | 2001-09-26 | 2004-04-07 | 三星电子株式会社 | Thin film transistor array substrate of liquid crystal display device and producing method thereof |
| KR20080002219A (en) * | 2006-06-30 | 2008-01-04 | 엘지.필립스 엘시디 주식회사 | Liquid crystal display device |
| CN101320185B (en) * | 2008-07-18 | 2011-01-26 | 昆山龙腾光电有限公司 | Touch control type liquid crystal display array substrates and LCD device |
| CN107065351A (en) * | 2017-04-11 | 2017-08-18 | 惠科股份有限公司 | Display panel and display device |
| CN108346669A (en) * | 2018-02-01 | 2018-07-31 | 惠科股份有限公司 | Switching array substrate and its manufacturing method |
| CN109116641A (en) * | 2018-10-22 | 2019-01-01 | 重庆惠科金渝光电科技有限公司 | Display panel and display device |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR102216659B1 (en) * | 2014-07-15 | 2021-02-18 | 엘지디스플레이 주식회사 | Pixel Array Of Liquid Crystal Display Divice |
-
2019
- 2019-01-11 CN CN201910027208.5A patent/CN111435208B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1488083A (en) * | 2001-09-26 | 2004-04-07 | 三星电子株式会社 | Thin film transistor array substrate of liquid crystal display device and producing method thereof |
| KR20080002219A (en) * | 2006-06-30 | 2008-01-04 | 엘지.필립스 엘시디 주식회사 | Liquid crystal display device |
| CN101320185B (en) * | 2008-07-18 | 2011-01-26 | 昆山龙腾光电有限公司 | Touch control type liquid crystal display array substrates and LCD device |
| CN107065351A (en) * | 2017-04-11 | 2017-08-18 | 惠科股份有限公司 | Display panel and display device |
| CN108346669A (en) * | 2018-02-01 | 2018-07-31 | 惠科股份有限公司 | Switching array substrate and its manufacturing method |
| CN109116641A (en) * | 2018-10-22 | 2019-01-01 | 重庆惠科金渝光电科技有限公司 | Display panel and display device |
Non-Patent Citations (1)
| Title |
|---|
| Measurements of leakage currents and the capacitance of the storage capacitor in single DRAM cell;Jun-Ichi Matsuda;《IEEE Transactions on Electron Devices》;19940331;第42卷(第3期);第391-397页 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN111435208A (en) | 2020-07-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101512628B (en) | Active matrix substrate, and display device having the substrate | |
| US8144089B2 (en) | Liquid crystal display device and driving method thereof | |
| US9501994B2 (en) | Liquid crystal display panel and driving method thereof | |
| US7920138B2 (en) | Liquid crystal panel, liquid crystal display device having the same and method for driving the same | |
| KR100596084B1 (en) | Display device and driving circuit for the same, display method | |
| US20130293526A1 (en) | Display device and method of operating the same | |
| US10281753B1 (en) | Liquid crystal display configured to have uniform voltage drop across a pixel row during operation and method thereof | |
| US9508304B2 (en) | Liquid crystal display panel and driving method thereof | |
| US11482184B2 (en) | Row drive circuit of array substrate and display device | |
| US10650764B2 (en) | Common voltage compensation unit and compensation method, driving circuit and display panel | |
| US20170213514A1 (en) | Driving Circuit, Driving Method and Display Apparatus | |
| US7369187B2 (en) | Liquid crystal display device and method of driving the same | |
| CN103744209A (en) | Feed-through voltage compensating circuit and pixel circuit thereof | |
| US9057899B2 (en) | Array substrate and liquid crystal panel | |
| CN107515499B (en) | Liquid crystal display panel | |
| US11462187B2 (en) | Row drive circuit of array substrate and display device | |
| US20150049274A1 (en) | Display apparatus and method of driving thereof | |
| US20100013752A1 (en) | Low Feed-Through Voltage Liquid Crystal Display Device And Related Operating Method | |
| CN111435208B (en) | Liquid crystal display device, liquid crystal display panel and driving method thereof | |
| JP2007213073A (en) | Liquid crystal display panel, driving method thereof, and liquid crystal display device | |
| US7190341B2 (en) | Liquid crystal display and driving method thereof | |
| JP2005128101A (en) | Liquid crystal display device | |
| JP3245733B2 (en) | Liquid crystal display device and driving method thereof | |
| CN111435200A (en) | Liquid crystal display device, liquid crystal display panel and driving method thereof | |
| CN108154854B (en) | Panel display device and data reverse compensation method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |