CN111368492B - Method and system for setting identification information in integrated circuit layout - Google Patents
Method and system for setting identification information in integrated circuit layout Download PDFInfo
- Publication number
- CN111368492B CN111368492B CN201811583899.9A CN201811583899A CN111368492B CN 111368492 B CN111368492 B CN 111368492B CN 201811583899 A CN201811583899 A CN 201811583899A CN 111368492 B CN111368492 B CN 111368492B
- Authority
- CN
- China
- Prior art keywords
- identification information
- area
- character
- integrated circuit
- circuit layout
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Abstract
The invention discloses a method and a system for setting identification information in an integrated circuit layout, wherein the method comprises the following steps: acquiring the layout design of the integrated circuit layout to be processed and performing image recognition processing to determine a plurality of idle areas which are included in the layout design of the integrated circuit layout to be processed and can be used for accommodating identification information; performing pattern recognition on each of the plurality of free areas to determine a pattern shape and area information of each free area; determining a maximum number of characters that can be accommodated by each free area; determining the number of characters included in the character set data, and determining a respective target position for each character in the character set data in a target idle area; and generating the identification information according to the respective target positions of each character in the character set data by using the hierarchical data associated with the identification information in the target idle region of the integrated circuit layout to be processed.
Description
Technical Field
The present invention relates to the technical field of integrated circuit layout design, and in particular, to a method and system for generating identification information for an integrated circuit layout.
Background
The integrated circuit layout is the geometric figure on the mask used for manufacturing the integrated circuit, is an intermediate link between the circuit system and the integrated circuit process, and is an indispensable general link. Through integrated circuit layout design, the three-dimensional circuit system can be changed into a two-dimensional plane graph, and the two-dimensional plane graph is processed and reduced into a three-dimensional structure based on silicon materials. Thus, the integrated circuit layout is an upper-bearing circuit system, and the intermediate bridge manufactured by the integrated circuit chip is connected below, and a spot is visible in importance.
In the prior art, in the layout design of semiconductor integrated circuits, it is often necessary to set identification information (e.g., LOGO) to distinguish and mark design products of design companies. The pattern and size used for the identification information in the layout design of different semiconductor integrated circuits will vary from design to design.
Identification information in the layout design of semiconductor integrated circuits is typically used to generate specific patterns and characters using certain layers of the semiconductor integrated circuit. The prior art method of generating identification information is to manually draw polygons to generate various patterns and characters, which is inefficient. For layout designs of different semiconductor integrated circuits, different layout sizes often require different patterns and different-sized identification information, and in this case, using a conventional generation method is time-consuming and laborious.
Disclosure of Invention
In order to solve the defects in the prior art, the invention provides a method and a system for generating identification information such as LOGO in a semiconductor integrated circuit layout, which can form a specific LOGO pattern according to characters designated by a user and the size of the characters, and are convenient to use, time-saving and labor-saving.
According to one aspect of the present invention, there is provided a method for setting identification information in an integrated circuit layout, the method comprising:
selecting an integrated circuit layout to be processed from a plurality of integrated circuit layouts, and obtaining the layout design of the integrated circuit layout to be processed;
performing image recognition processing on the layout design of the integrated circuit layout to be processed to determine a plurality of idle areas which are included in the layout design of the integrated circuit layout to be processed and can be used for accommodating identification information;
performing pattern recognition on each of the plurality of free areas to determine a pattern shape and area information of each free area;
acquiring hierarchical data and character size data associated with the identification information, and determining the maximum number of characters that can be accommodated in each free area based on the character size data associated with the identification information and the graphic shape and area information of each free area;
Acquiring character set data associated with the identification information and a target idle area associated with the identification information, determining the number of characters included in the character set data, and determining respective target positions for each character in the character set data in the target idle area when the number of characters included in the character set data is less than or equal to the maximum number of characters which can be accommodated in the target idle area; and setting the identification information according to the respective target positions of each character in the character set data by using the hierarchical data associated with the identification information in the target free region of the integrated circuit layout to be processed.
And acquiring a request message from a user for requesting to set identification information, and analyzing the request message to select an integrated circuit layout to be processed from a plurality of integrated circuit layouts.
Further comprising storing the layout design of each of the plurality of integrated circuit layouts in a layout database associated with the integrated circuit layout.
The layout design comprises an MOS tube, a resistor, a capacitor, a triode and a connecting wire, and the arrangement and the connecting wire of the MOS tube, the resistor, the capacitor and the triode. That is, the layout design includes various devices such as MOS transistors, resistors, capacitors, transistors, etc., and placement and connection lines for the various devices.
The image recognition processing of the layout design of the integrated circuit layout to be processed comprises the following steps:
acquiring an image of the integrated circuit layout design to be processed;
identifying an image of a layout design of the integrated circuit layout to be processed to determine at least one free area included in the integrated circuit layout to be processed that can be used to accommodate identification information;
at least one free area which is included in the integrated circuit layout to be processed and can be used for containing identification information is used as a plurality of free areas which are included in the layout design of the integrated circuit layout to be processed and can be used for containing identification information.
Wherein an area of each of the at least one free area that can be used to accommodate the identification information is greater than or equal to an area threshold.
Wherein each of the at least one free area capable of being used to accommodate identification information is capable of accommodating a predetermined number of standard characters.
The standard characters are characters with the character size being a preset standard size.
The pattern shapes include regular patterns and irregular patterns, wherein the regular patterns include rectangles, trapezoids, and L-shapes.
The area information includes: area information and side length information.
The (layer) hierarchy data associated with the identification information is used to indicate a hierarchy for setting the identification information in the integrated circuit layout.
The character size data associated with the identification information is used to indicate a character size of each character in the identification information generated for the integrated circuit layout.
Determining the maximum number of characters that can be accommodated by each free area based on the character size data associated with the identification information and the graphic shape and area information of each free area includes:
carrying out graph interception on the graph shape of each idle area to obtain a rectangular shape with the largest area included in each idle area;
determining area information of a rectangular shape of a maximum area included in each free area based on the area information of each free area and the graphic cut;
the maximum number of characters that can be accommodated by each free area is determined based on the area information of the rectangular shape of the maximum area included in each free area and the character size data associated with the identification information.
After determining the maximum number of characters that can be accommodated by each free area, increasing the character size of any character or increasing a character of the same character size causes the identification information to exceed the free area.
The method further comprises the steps of obtaining the area selection information input by the user, and analyzing the area selection information to obtain the target idle area associated with the identification information.
The method also comprises the steps of acquiring a character sequence input by a user, and analyzing the character sequence to acquire character set data associated with the identification information.
Determining a respective target location within the target free area for each character in the character set data comprises:
determining respective target positions for each character in the character set data in the target idle area according to the sequence of the character sequences input by the user;
when the number of characters included in the character set data is greater than the maximum number of characters that can be accommodated in the target free area, a message indicating that the target free area cannot accommodate the current number of characters is fed back to the user.
Setting identification information according to respective target positions of each character in the character set data includes:
the identification information is set in the target area of the integrated circuit layout according to the respective target position of each character in the character set data.
According to yet another aspect of the present invention, there is provided a system for setting identification information in an integrated circuit layout, the system comprising:
The selecting device is used for selecting an integrated circuit layout to be processed from a plurality of integrated circuit layouts and acquiring the layout design of the integrated circuit layout to be processed;
the identification device is used for carrying out image identification processing on the layout design of the integrated circuit layout to be processed so as to determine a plurality of idle areas which are included in the layout design of the integrated circuit layout to be processed and can be used for containing identification information; performing pattern recognition on each of the plurality of free areas to determine a pattern shape and area information of each free area;
a determining means that acquires gradation data and character size data associated with the identification information, and determines the maximum number of characters that can be accommodated by each free area based on the character size data associated with the identification information and the graphic shape and area information of each free area;
the device comprises an acquisition device, a storage device and a display device, wherein the acquisition device acquires character set data associated with identification information and a target idle area associated with the identification information, determines the number of characters included in the character set data, and determines respective target positions for each character in the character set data in the target idle area when the number of the characters included in the character set data is smaller than or equal to the maximum number of the characters which can be accommodated in the target idle area; and
And the generating device uses the hierarchical data associated with the identification information in the target idle area of the integrated circuit layout to be processed, and sets the identification information according to the respective target position of each character in the character set data.
The selection device acquires a request message from a user requesting for setting identification information, and analyzes the request message to select an integrated circuit layout to be processed from a plurality of integrated circuit layouts.
Further comprising storing the layout design of each of the plurality of integrated circuit layouts in a layout database associated with the integrated circuit layout.
The layout design comprises an MOS tube, a resistor, a capacitor, a triode and a connecting wire, and the arrangement and the connecting wire of the MOS tube, the resistor, the capacitor and the triode. That is, the layout design includes various devices such as MOS transistors, resistors, capacitors, transistors, etc., and placement and connection lines for the various devices.
The identification device performs image identification processing on the layout design of the integrated circuit layout to be processed, and the method comprises the following steps:
acquiring an image of the integrated circuit layout design to be processed;
identifying the image of the integrated circuit layout design to be processed to determine at least one idle area which is included in the integrated circuit layout to be processed and can be used for containing identification information;
The identifying means determining a plurality of free areas included in the layout design of the integrated circuit layout to be processed, which can be used to accommodate identification information, includes:
at least one free area which is included in the integrated circuit layout to be processed and can be used for containing identification information is used as a plurality of free areas which are included in the layout design of the integrated circuit layout to be processed and can be used for containing identification information.
Wherein an area of each of the at least one free area that can be used to accommodate the identification information is greater than or equal to an area threshold.
Wherein each of the at least one free area capable of being used to accommodate identification information is capable of accommodating a predetermined number of standard characters.
The standard characters are characters with the character size being a preset standard size.
The pattern shapes include regular patterns and irregular patterns, wherein the regular patterns include rectangles, trapezoids, and L-shapes.
The area information includes: area information and side length information.
The hierarchy data associated with the identification information is used to indicate a hierarchy used to set the identification information in the integrated circuit layout.
The character size data associated with the identification information is used to indicate a character size of each character in the identification information generated for the integrated circuit layout.
The determining means determining the maximum number of characters that can be accommodated by each free area based on the character size data associated with the identification information and the graphic shape and area information of each free area includes:
carrying out graph interception on the graph shape of each idle area to obtain a rectangular shape with the largest area included in each idle area;
determining area information of a rectangular shape of a maximum area included in each free area based on the area information of each free area and the graphic cut;
the maximum number of characters that can be accommodated by each free area is determined based on the area information of the rectangular shape of the maximum area included in each free area and the character size data associated with the identification information.
After determining the maximum number of characters that can be accommodated by each free area, increasing the character size of any character or increasing a character of the same character size causes the identification information to exceed the free area.
The method further comprises the steps of obtaining the area selection information input by the user, and analyzing the area selection information to obtain the target idle area associated with the identification information.
The method also comprises the steps of acquiring a character sequence input by a user, and analyzing the character sequence to acquire character set data associated with the identification information.
The obtaining means determining a respective target position within the target free area for each character in the character set data comprises:
determining respective target positions for each character in the character set data in the target idle area according to the sequence of the character sequences input by the user;
when the number of characters included in the character set data is greater than the maximum number of characters that can be accommodated in the target free area, a message indicating that the target free area cannot accommodate the current number of characters is fed back to the user.
The generating means for setting the identification information according to the respective target positions of each character in the character set data includes:
the identification information is set in the target area of the integrated circuit layout according to the respective target position of each character in the character set data.
Drawings
The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate embodiments of the invention and together with the description, serve to explain the principles of the invention. In the drawings, like reference numerals are used to identify like elements. The drawings, which are included in the description, illustrate some, but not all embodiments of the invention. Other figures can be derived from these figures by one of ordinary skill in the art without undue effort.
FIG. 1 is a flow chart of a method for setting identification information in an integrated circuit layout according to an embodiment of the present invention;
FIG. 2 is a schematic diagram of a shortcut key pop-up interface for setting identification information in accordance with an embodiment of the present invention;
FIG. 3 is a schematic diagram of identification information generated in accordance with an embodiment of the present invention; and
fig. 4 is a schematic diagram of a system for setting identification information in an integrated circuit layout according to an embodiment of the present invention.
Detailed Description
The exemplary embodiments of the present invention will now be described with reference to the accompanying drawings, however, the present invention may be embodied in many different forms and is not limited to the examples described herein, which are provided to fully and completely disclose the present invention and fully convey the scope of the invention to those skilled in the art. The terminology used in the exemplary embodiments illustrated in the accompanying drawings is not intended to be limiting of the invention. In the drawings, like elements/components are referred to by like reference numerals.
Unless otherwise indicated, terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art. In addition, it will be understood that terms defined in commonly used dictionaries should be interpreted as having a meaning that is consistent with their meaning in the context of the relevant art and will not be interpreted in an idealized or overly formal sense.
FIG. 1 is a flow chart of a method 100 for setting identification information for an integrated circuit layout according to an embodiment of the present application. To generate identification information such as LOGO, the method 100 can determine a number of parameters, such as a selected hierarchical layer, a character size, and LOGO content, and preset the polygonal coordinate points of the respective parameterized patterns and characters. The method 100 can set a shortcut key and create a shortcut key pop-up interface, and obtain information such as a layer of a selection layer, a character size, and a LOGO content through the shortcut key pop-up interface, so as to set identification information.
In step 101, an integrated circuit layout to be processed is selected from a plurality of integrated circuit layouts, and a layout design of the integrated circuit layout to be processed is obtained. The present application obtains a request message from a user requesting setting of identification information through an interface unit or an interface part of an apparatus or a system for setting identification information. After obtaining the request message, the request message is parsed to select an integrated circuit layout to be processed from a plurality of integrated circuit layouts. The request message includes category information and name information of the integrated circuit layout. Alternatively, the request message includes model information of the integrated circuit layout.
After the integrated circuit layout to be processed is determined, the layout design of each of the plurality of integrated circuit layouts is stored in a layout database associated with the integrated circuit layout. In the present application, a layout database is utilized to store layout designs of each integrated circuit layout, and the layout database is capable of retrieving corresponding layout designs according to a query request. The layout design comprises an MOS tube, a resistor, a capacitor, a triode and a connecting wire, and the arrangement and the connecting wire of the MOS tube, the resistor, the capacitor and the triode. That is, the layout design includes various devices such as MOS transistors, resistors, capacitors, transistors, etc., and placement and connection lines for the various devices. The layout design includes hardware structures related to the design and implementation of the integrated circuit layout.
In step 102, image recognition processing is performed on the layout design of the integrated circuit layout to be processed, so as to determine a plurality of idle areas which are included in the layout design of the integrated circuit layout to be processed and can be used for accommodating identification information. The image recognition processing of the layout design of the integrated circuit layout to be processed comprises the following steps: and acquiring an image of the integrated circuit layout design to be processed.
Specifically, an image of a layout design of the integrated circuit layout to be processed is identified to determine at least one free area included in the integrated circuit layout to be processed that can be used to accommodate identification information.
Wherein an area of each of the at least one free area that can be used to accommodate the identification information is greater than or equal to an area threshold. That is, the present application sets minimum area requirements for the free area. When the area of the specific region is smaller than the area threshold, the specific region is not regarded as the free region. For example, when the area of the specific area is too small to accommodate a predetermined number of standard characters, the specific area cannot be selected as the free area. The standard characters are characters with the character size being a preset standard size. The standard size may be a size preset by a user or a size preset by a device or system for setting identification information.
In step 103, the area to be selected is subjected to pattern recognition to determine the pattern shape and area information of the free area. Since various types of devices can be accommodated on an integrated circuit layout, and various suitable device layout modes can be adopted, the area information includes: area information and side length information. The area information refers to the area of the free area. The side length information refers to the side lengths of the respective sides of the free area.
In step 104, hierarchical data and character size data associated with the identification information are acquired, and a maximum number of characters that can be accommodated by each free area is determined based on the character size data associated with the identification information and the graphic shape and area information of each free area.
The hierarchy data associated with the identification information is used to indicate a hierarchy for setting the identification information among a plurality of hierarchies of the integrated circuit layout. The hierarchy at which the identification information needs to be generated is determined according to the instruction or input information of the user. The character size data associated with the identification information is used to indicate a character size of each character in the identification information generated for the integrated circuit layout. In general, the character size of each character in the identification information is the same. Alternatively, the character size of each character in the identification information may be different.
Determining the maximum number of characters that can be accommodated by each free area based on the character size data associated with the identification information and the graphic shape and area information of each free area includes: carrying out graph interception on the graph shape of each idle area to obtain a rectangular shape with the largest area included in each idle area; determining area information of a rectangular shape of a maximum area included in each free area based on the area information of each free area and the graphic cut; the maximum number of characters that can be accommodated by each free area is determined based on the area information of the rectangular shape of the maximum area included in each free area and the character size data associated with the identification information.
After determining the maximum number of characters that can be accommodated by each free area, increasing the character size of any character or increasing a character of the same character size causes the identification information to exceed the free area.
Alternatively, determining the maximum number of characters that can be accommodated by each free area based on the character size data associated with each character in the identification information and the graphic shape and area information of each free area includes: carrying out graph interception on the graph shape of each idle area to obtain a rectangular shape with the largest area included in each idle area; determining area information of a rectangular shape of a maximum area included in each free area based on the area information of each free area and the graphic cut; the maximum number of characters of various sizes that can be accommodated by each free area is determined based on the area information of the rectangular shape of the maximum area that each free area includes and the character size data associated with each character in the identification information.
In step 105, character set data associated with the identification information and a target free area associated with the identification information are acquired, the number of characters included in the character set data is determined, and when the number of characters included in the character set data is less than or equal to the maximum number of characters that can be accommodated in the target free area, a respective target position is determined for each character in the character set data within the target free area.
The method further comprises the steps of obtaining the area selection information input by the user, and analyzing the area selection information to obtain the target idle area associated with the identification information. When a user wishes to set identification information on an integrated circuit layout, the user is typically provided with a plurality of free areas. The user may select a target free area from the plurality of free areas in a manner of inputting information or instructions. For example, the area selection information includes an identification of the target free area.
The method also comprises the steps of acquiring a character sequence input by a user, and analyzing the character sequence to acquire character set data associated with the identification information. Where the character sequence is a plurality of characters having a sequential relationship, e.g., LOGO 2018.
Determining a respective target location within the target free area for each character in the character set data comprises: and determining a respective target position for each character in the character set data in the target idle area according to the sequence of the character sequences input by the user. For example, a respective target location is determined within the target free area for each character in LOGO_2018. When the number of characters included in the character set data is greater than the maximum number of characters that can be accommodated in the target free area, a message indicating that the target free area cannot accommodate the current number of characters is fed back to the user.
In step 106, the hierarchical data associated with the identification information is used within the target free area of the integrated circuit layout to be processed, the identification information being set according to the respective target location of each character in the character set data.
Setting identification information according to respective target positions of each character in the character set data includes: the identification information is set in the target area of the integrated circuit layout according to the respective target position of each character in the character set data.
Fig. 2 is a schematic diagram of a shortcut key pop-up interface for setting identification information according to an embodiment of the present application. To generate or print identification information such as LOGO on an integrated circuit layout, the present application is capable of determining a number of parameters, such as a selected hierarchical layer, character size, and LOGO content. The application can determine the hierarchy, character size and specific characters and patterns of LOGO (process design package) related to the current identification information or LOGO in the current design layout from PDK (process design package). As shown in fig. 2, the "word size" is a character size or a character size, for example, a character size of 4, and a character size of 4 is taken as a standard character. "Layer" is a selected level or hierarchy, for example 0M. "LOGO name" is the name of LOGO, for example LOGO_2018.
Then, the present application presets polygonal coordinate points of each parameterized pattern and character. The application stores all polygon coordinate vertexes and functions of 26 English letters, 10 digital characters and the like of variable parameters in a custom file. That is, polygon coordinate vertices and functions associated with the used characters are stored in advance in the custom file.
The application can also set shortcut keys for English letters and numbers. For example, the main function of the custom file is set in the shortcut key, so that the user can operate the shortcut key conveniently. As shown in fig. 2, the user may determine "LOGO name" logo_2018 by means of mouse selection or shortcut key input.
The method creates a shortcut key pop-up interface, and obtains information such as a hierarchy layer, a character size, LOGO content and the like through the shortcut key pop-up interface, so that identification information is set. In the shortcut popup window created by the application, the user can input the real value of the parameter or the variable by means of mouse selection or shortcut key input. Based on the input information of the user, the present application can generate the identification information logo_2018 as shown in fig. 3.
As shown in fig. 2, the shortcut popup interface "Create LOGO", where the word size variable is the size of LOGO, and Layer is the hierarchical information used by LOGO in the layout. And creating polygon coordinate points containing parameter variables according to the set word size and layer variables. After setting the shortcut key, a shortcut key pop-up interface is directly typed in the layout design system. In the interface of fig. 2, the actual values of word size (LOGO size), layer (layer used by LOGO) and LOGO name (LOGO name required in layout) are input, for example, the LOGO name logo_2018 to be typed in the layout of the present design, the layer of LOGO is 0m, and the size of LOGO is 4. After the relevant information of LOGO is input, LOGO patterns shown in FIG. 3 are automatically called in the design layout, the size of the LOGO patterns is the input word size of 4, and the display hierarchy is the input Layer:0M. Thereby generating identification information LOGO 2018 as shown in fig. 3. Fig. 3 is a schematic diagram of identification information generated according to an embodiment of the present invention.
Fig. 4 is a schematic diagram of a system 400 for setting identification information for an integrated circuit layout according to an embodiment of the present invention. To generate identification information such as LOGO, the system 400 can determine a number of parameters, such as a selected hierarchical layer, character size, and LOGO content, and preset the polygonal coordinate points of the various parameterized patterns and characters. The system 400 can set a shortcut key and create a shortcut key pop-up interface, and obtain information such as a layer of a selection layer, a character size, and a LOGO content through the shortcut key pop-up interface, thereby setting identification information.
The system 400 includes: selection means 401, identification means 402, determination means 403, acquisition means 404 and generation means 405. The selecting device 401 selects an integrated circuit layout to be processed from a plurality of integrated circuit layouts and obtains a layout design of the integrated circuit layout to be processed. The present application obtains a request message from a user requesting setting of identification information through an interface unit or an interface part of an apparatus or a system for setting identification information. After obtaining the request message, the request message is parsed to select an integrated circuit layout to be processed from a plurality of integrated circuit layouts. The request message includes category information and name information of the integrated circuit layout. Alternatively, the request message includes model information of the integrated circuit layout.
After the integrated circuit layout to be processed is determined, the layout design of each of the plurality of integrated circuit layouts is stored in a layout database associated with the integrated circuit layout. In the present application, a layout database is utilized to store layout designs of each integrated circuit layout, and the layout database is capable of retrieving corresponding layout designs according to a query request. The layout design comprises an MOS tube, a resistor, a capacitor, a triode and a connecting wire, and the arrangement and the connecting wire of the MOS tube, the resistor, the capacitor and the triode. That is, the layout design includes various devices such as MOS transistors, resistors, capacitors, transistors, etc., and placement and connection lines for the various devices. The layout design includes hardware structures related to the design and implementation of the integrated circuit layout.
The recognition device 402 performs image recognition processing on the layout design of the integrated circuit layout to be processed to determine a plurality of idle areas included in the layout design of the integrated circuit layout to be processed and capable of being used for accommodating identification information. The image recognition processing of the layout design of the integrated circuit layout to be processed comprises the following steps: and acquiring an image of the integrated circuit layout design to be processed.
Specifically, an image of the integrated circuit layout design to be processed is identified to determine at least one free area included in the integrated circuit layout to be processed that can be used to accommodate identification information. Determining a plurality of free areas included in the layout design of the integrated circuit layout to be processed, wherein the free areas can be used for containing identification information, comprises: the integrated circuit layout to be processed includes at least one free area that can be used to accommodate identification information.
Wherein an area of each of the at least one free area that can be used to accommodate the identification information is greater than or equal to an area threshold. That is, the present application sets minimum area requirements for the free area. When the area of the specific region is smaller than the area threshold, the specific region is not regarded as the free region. For example, when the area of the specific area is too small to accommodate a predetermined number of standard characters, the specific area cannot be selected as the free area. Wherein each of the at least one free area capable of being used to accommodate identification information is capable of accommodating a predetermined number of standard characters. The standard characters are characters with the character size being a preset standard size. The standard size may be a size preset by a user or a size preset by a device or system for setting identification information.
The recognition means 402 performs pattern recognition on each of the plurality of free areas to determine the pattern shape and area information of each free area. Since various types of devices can be accommodated on an integrated circuit layout and various suitable device layouts can be employed, the pattern for each free area is typically different for this purpose. The pattern shapes include regular patterns and irregular patterns. Wherein the regular pattern includes rectangular, trapezoidal, L-shaped, etc. The irregular pattern may be any type of pattern. The area information includes: area information and side length information. The area information refers to the area of the free area. The side length information refers to the side lengths of the respective sides of the free area.
The determining means 403 acquires the gradation data and the character size data associated with the identification information, and determines the maximum number of characters that can be accommodated by each free area based on the character size data associated with the identification information and the graphic shape and the area information of each free area.
The hierarchical data associated with the identification information is used to indicate a hierarchical name used by the identification information in the integrated circuit layout. The level at which the identification information needs to be generated may be determined according to an instruction of the user or input information. The character size data associated with the identification information is used to indicate a character size of each character in the identification information generated for the integrated circuit layout. In general, the character size of each character in the identification information is the same. Alternatively, the character size of each character in the identification information may be different.
Determining the maximum number of characters that can be accommodated by each free area based on the character size data associated with the identification information and the graphic shape and area information of each free area includes: carrying out graph interception on the graph shape of each idle area to obtain a rectangular shape with the largest area included in each idle area; determining area information of a rectangular shape of a maximum area included in each free area based on the area information of each free area and the graphic cut; the maximum number of characters that can be accommodated by each free area is determined based on the area information of the rectangular shape of the maximum area included in each free area and the character size data associated with the identification information.
After determining the maximum number of characters that can be accommodated by each free area, increasing the character size of any character or increasing a character of the same character size causes the identification information to exceed the free area.
Alternatively, determining the maximum number of characters that can be accommodated by each free area based on the character size data associated with each character in the identification information and the graphic shape and area information of each free area includes: carrying out graph interception on the graph shape of each idle area to obtain a rectangular shape with the largest area included in each idle area; determining area information of a rectangular shape of a maximum area included in each free area based on the area information of each free area and the graphic cut; the maximum number of characters of various sizes that can be accommodated by each free area is determined based on the area information of the rectangular shape of the maximum area that each free area includes and the character size data associated with each character in the identification information.
The obtaining means 404 obtains character set data associated with the identification information and a target free area associated with the identification information, determines the number of characters included in the character set data, and determines a respective target position for each character in the character set data within the target free area when the number of characters included in the character set data is less than or equal to the maximum number of characters that can be accommodated in the target free area.
The method further comprises the steps of obtaining the area selection information input by the user, and analyzing the area selection information to obtain the target idle area associated with the identification information. When a user wishes to set identification information on an integrated circuit layout, the user is typically provided with a plurality of free areas. The user may select a target free area from the plurality of free areas in a manner of inputting information or instructions. For example, the area selection information includes an identification of the target free area.
The method also comprises the steps of acquiring a character sequence input by a user, and analyzing the character sequence to acquire character set data associated with the identification information. Where the character sequence is a plurality of characters having a sequential relationship, e.g., LOGO 2018.
Determining a respective target location within the target free area for each character in the character set data comprises: and determining a respective target position for each character in the character set data in the target idle area according to the sequence of the character sequences input by the user. For example, a respective target location is determined within the target free area for each character in LOGO_2018. When the number of characters included in the character set data is greater than the maximum number of characters that can be accommodated in the target free area, a message indicating that the target free area cannot accommodate the current number of characters is fed back to the user.
The generating means 405 uses the hierarchical data associated with the identification information within the target free area of the integrated circuit layout to be processed, the identification information being set according to the respective target position of each character in the character set data.
Setting identification information according to respective target positions of each character in the character set data includes: the identification information is set in the target area of the integrated circuit layout according to the respective target position of each character in the character set data.
The invention has been described with reference to a few embodiments. However, as is well known to those skilled in the art, other embodiments than the above disclosed invention are equally possible within the scope of the invention, as defined by the appended patent claims.
Generally, all terms used in the claims are to be interpreted according to their ordinary meaning in the technical field, unless explicitly defined otherwise therein. All references to "a/an/the [ means, component, etc. ]" are to be interpreted openly as referring to at least one instance of said means, component, etc., unless explicitly stated otherwise. The steps of any method disclosed herein do not have to be performed in the exact order disclosed, unless explicitly stated.
Claims (40)
1. A method for setting identification information in an integrated circuit layout, the method comprising:
selecting an integrated circuit layout to be processed from a plurality of integrated circuit layouts, and obtaining the layout design of the integrated circuit layout to be processed;
performing image recognition processing on the layout design of the integrated circuit layout to be processed to determine a plurality of idle areas which are included in the layout design of the integrated circuit layout to be processed and can be used for accommodating identification information;
performing pattern recognition on each of the plurality of free areas to determine a pattern shape and area information of each free area;
acquiring hierarchical data and character size data associated with the identification information, and determining the maximum number of characters that can be accommodated in each free area based on the character size data associated with the identification information and the graphic shape and area information of each free area;
acquiring character set data associated with the identification information and a target idle area associated with the identification information, determining the number of characters included in the character set data, and determining respective target positions for each character in the character set data in the target idle area when the number of characters included in the character set data is less than or equal to the maximum number of characters which can be accommodated in the target idle area; and
The hierarchical data associated with the identification information is used within a target free area of the integrated circuit layout to be processed, and the identification information is generated according to the respective target position of each character in the character set data.
2. The method of claim 1, obtaining a request message from a user requesting generation of identification information, parsing the request message to select a pending integrated circuit layout from a plurality of integrated circuit layouts.
3. The method of claim 1, further comprising storing a layout design for each of a plurality of integrated circuit layouts in a layout database associated with the integrated circuit layout.
4. The method of claim 3, the layout design comprising mos transistors, resistors, capacitors, transistors, and connecting lines.
5. The method of claim 1, performing image recognition processing on the layout design of the integrated circuit layout to be processed comprising:
acquiring an image of the layout design of the integrated circuit layout to be processed;
and identifying an image of the layout design of the integrated circuit layout to be processed to determine a plurality of idle areas which are included in the integrated circuit layout to be processed and can be used for containing identification information.
6. The method of claim 5, determining a plurality of free areas included in a layout design of the integrated circuit layout to be processed that can be used to accommodate identification information comprises:
and taking the plurality of idle areas which are included in the integrated circuit layout to be processed and can be used for containing the identification information as the plurality of idle areas which are included in the layout design of the integrated circuit layout to be processed and can be used for containing the identification information.
7. The method of claim 5 or 6, wherein an area of each of a plurality of free areas available for accommodating identification information is greater than or equal to an area threshold.
8. The method of claim 5 or 6, wherein each of a plurality of free areas that can be used to accommodate identification information can accommodate a predetermined number of standard characters.
9. The method of claim 8, wherein the standard character is a character having a character size of a preset standard size.
10. The method of claim 1, the graphic shapes comprising regular graphics and irregular graphics, wherein regular graphics comprise rectangles, trapezoids, and L-shapes.
11. The method of claim 1, the region information comprising: area information and side length information.
12. The method of claim 1, the hierarchy data associated with the identification information being used to indicate a hierarchy used to generate the identification information in the integrated circuit layout.
13. The method of claim 1, wherein the character size data associated with the identification information is used to indicate a character size of each character in the identification information generated for the integrated circuit layout.
14. The method of claim 1, determining the maximum number of characters that can be accommodated by each free area based on the character size data associated with the identification information and the graphic shape and area information of each free area comprises:
carrying out graph interception on the graph shape of each idle area to obtain a rectangular shape with the largest area included in each idle area;
determining area information of a rectangular shape of a maximum area included in each free area based on the area information of each free area and the graphic cut;
the maximum number of characters that can be accommodated by each free area is determined based on the area information of the rectangular shape of the maximum area included in each free area and the character size data associated with the identification information.
15. The method of claim 14, wherein after determining the maximum number of characters that can be accommodated by each free area, increasing the character size of any character or increasing a character of the same character size causes the identification information to exceed the free area.
16. The method of claim 1, further comprising obtaining region selection information entered by a user, parsing the region selection information to obtain a target free region associated with the identification information.
17. The method of claim 1, further comprising obtaining a sequence of characters entered by a user, the sequence of characters parsed to obtain character set data associated with the identification information.
18. The method of claim 1, determining a respective target location within the target free area for each character in the character set data comprises:
and determining a respective target position for each character in the character set data in the target idle area according to the sequence of the character sequences input by the user.
19. The method of claim 1, feeding back a message indicating that the target free area cannot accommodate the current number of characters to the user when the number of characters included in the character set data is greater than the maximum number of characters that the target free area can accommodate.
20. The method of claim 1, generating identification information from the respective target locations of each character in the character set data comprises:
identification information is generated within a target region of the integrated circuit layout based on a respective target location of each character in the character set data.
21. A system for setting identification information in an integrated circuit layout, the system comprising:
the selecting device is used for selecting an integrated circuit layout to be processed from a plurality of integrated circuit layouts and acquiring the layout design of the integrated circuit layout to be processed;
the identification device is used for carrying out image identification processing on the layout design of the integrated circuit layout to be processed so as to determine a plurality of idle areas which are included in the layout design of the integrated circuit layout to be processed and can be used for containing identification information; performing pattern recognition on each of the plurality of free areas to determine a pattern shape and area information of each free area;
a determining means that acquires gradation data and character size data associated with the identification information, and determines the maximum number of characters that can be accommodated by each free area based on the character size data associated with the identification information and the graphic shape and area information of each free area;
the device comprises an acquisition device, a storage device and a display device, wherein the acquisition device acquires character set data associated with identification information and a target idle area associated with the identification information, determines the number of characters included in the character set data, and determines respective target positions for each character in the character set data in the target idle area when the number of the characters included in the character set data is smaller than or equal to the maximum number of the characters which can be accommodated in the target idle area; and
And the generating device uses the hierarchical data associated with the identification information in the target idle area of the integrated circuit layout to be processed, and generates the identification information according to the respective target positions of each character in the character set data.
22. The system of claim 21, the selecting means obtaining a request message from a user requesting generation of identification information, parsing the request message to select an integrated circuit layout to be processed from a plurality of integrated circuit layouts.
23. The system of claim 21, further comprising storing a layout design for each of a plurality of integrated circuit layouts in a layout database associated with the integrated circuit layout.
24. The system of claim 23, the layout design comprising MOS transistors, resistors, capacitors, transistors, and connecting lines.
25. The system of claim 21, the recognition means for performing image recognition processing on the layout design of the integrated circuit layout to be processed comprising:
acquiring an image of the integrated circuit layout design to be processed;
and identifying the image of the integrated circuit layout design to be processed to determine a plurality of idle areas which are included in the integrated circuit layout to be processed and can be used for containing identification information.
26. The system of claim 25, the identifying means determining a plurality of free areas included in a layout design of the integrated circuit layout to be processed that can be used to accommodate identification information comprising:
and taking the plurality of idle areas which are included in the integrated circuit layout to be processed and can be used for containing the identification information as the plurality of idle areas which are included in the layout design of the integrated circuit layout to be processed and can be used for containing the identification information.
27. The system of claim 25 or 26, wherein an area of each of a plurality of free areas available for accommodating identification information is greater than or equal to an area threshold.
28. The system of claim 25 or 26, wherein each of the plurality of free areas operable to accommodate identification information is operable to accommodate a predetermined number of standard characters.
29. The system of claim 28, wherein the standard character is a character having a character size that is a preset standard size.
30. The system of claim 21, the graphic shapes comprising regular graphics and irregular graphics, wherein regular graphics comprise rectangles, trapezoids, and L-shapes.
31. The system of claim 21, the region information comprising: area information and side length information.
32. The system of claim 21, wherein the hierarchy data associated with the identification information is used to indicate a hierarchy used to generate the identification information in the integrated circuit layout.
33. The system of claim 21, wherein the character size data associated with the identification information is used to indicate a character size of each character in the identification information generated for the integrated circuit layout.
34. The system according to claim 21, the determining means determining the maximum number of characters that can be accommodated by each free area based on the character size data associated with the identification information and the graphic shape and area information of each free area includes:
carrying out graph interception on the graph shape of each idle area to obtain a rectangular shape with the largest area included in each idle area;
determining area information of a rectangular shape of a maximum area included in each free area based on the area information of each free area and the graphic cut;
the maximum number of characters that can be accommodated by each free area is determined based on the area information of the rectangular shape of the maximum area included in each free area and the character size data associated with the identification information.
35. The system of claim 34, wherein after determining the maximum number of characters that can be accommodated by each free area, increasing the character size of any character or increasing a character of the same character size causes the identification information to exceed the free area.
36. The system of claim 21, further comprising obtaining region selection information entered by a user, parsing the region selection information to obtain a target free region associated with the identification information.
37. The system of claim 21, further comprising obtaining a sequence of characters entered by a user, the sequence of characters parsed to obtain character set data associated with the identification information.
38. The system of claim 21, the obtaining means determining a respective target location within the target free area for each character in the character set data comprising:
and determining a respective target position for each character in the character set data in the target idle area according to the sequence of the character sequences input by the user.
39. The system of claim 21, feeding back a message indicating that the target free area cannot accommodate the current number of characters to the user when the number of characters included in the character set data is greater than the maximum number of characters that the target free area can accommodate.
40. The system of claim 21, the generating means generating the identification information based on the respective target locations of each character in the character set data comprises:
Identification information is generated within a target region of the integrated circuit layout based on a respective target location of each character in the character set data.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811583899.9A CN111368492B (en) | 2018-12-24 | 2018-12-24 | Method and system for setting identification information in integrated circuit layout |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811583899.9A CN111368492B (en) | 2018-12-24 | 2018-12-24 | Method and system for setting identification information in integrated circuit layout |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN111368492A CN111368492A (en) | 2020-07-03 |
| CN111368492B true CN111368492B (en) | 2023-09-01 |
Family
ID=71207877
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201811583899.9A Active CN111368492B (en) | 2018-12-24 | 2018-12-24 | Method and system for setting identification information in integrated circuit layout |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111368492B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN114117997B (en) * | 2022-01-28 | 2022-04-26 | 江山季丰电子科技有限公司 | Method for adjusting screen printing placement of components of multi-site ATE project |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102841953A (en) * | 2011-06-23 | 2012-12-26 | 中国科学院微电子研究所 | Method for designing integrated circuit layout based on macro |
| CN103838901A (en) * | 2012-11-27 | 2014-06-04 | 北京华大九天软件有限公司 | Self-defining type Label character arranging method |
| CN104573616A (en) * | 2013-10-29 | 2015-04-29 | 腾讯科技（深圳）有限公司 | Information identification method and related device and system |
| CN105512164A (en) * | 2014-10-14 | 2016-04-20 | 三星电子株式会社 | Method and apparatus for managing images using voice tag |
| CN106233228A (en) * | 2014-04-21 | 2016-12-14 | 三星电子株式会社 | Process the method for content and use the electronic equipment of the method |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20110296362A1 (en) * | 2009-02-04 | 2011-12-01 | Tamao Ishikawa | Semiconductor defect integrated projection method and defect inspection support apparatus equipped with semiconductor defect integrated projection function |
-
2018
- 2018-12-24 CN CN201811583899.9A patent/CN111368492B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102841953A (en) * | 2011-06-23 | 2012-12-26 | 中国科学院微电子研究所 | Method for designing integrated circuit layout based on macro |
| CN103838901A (en) * | 2012-11-27 | 2014-06-04 | 北京华大九天软件有限公司 | Self-defining type Label character arranging method |
| CN104573616A (en) * | 2013-10-29 | 2015-04-29 | 腾讯科技（深圳）有限公司 | Information identification method and related device and system |
| CN106233228A (en) * | 2014-04-21 | 2016-12-14 | 三星电子株式会社 | Process the method for content and use the electronic equipment of the method |
| CN105512164A (en) * | 2014-10-14 | 2016-04-20 | 三星电子株式会社 | Method and apparatus for managing images using voice tag |
Non-Patent Citations (1)
| Title |
|---|
| 陈宇等.《可重构片上系统设计流程中的动态重构问题研究？.《计算机研究与发展》.2012,全文. * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN111368492A (en) | 2020-07-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7921390B2 (en) | Method and system for creating, viewing, editing, and sharing output from a design checking system | |
| US6289254B1 (en) | Parts selection apparatus and parts selection system with CAD function | |
| JP5665125B2 (en) | Image processing method and image processing system | |
| JP4401292B2 (en) | Glyphlet | |
| US7310769B1 (en) | Text encoding using dummy font | |
| WO2020015166A1 (en) | Charting component creation method and device and computer readable storage medium | |
| US9141746B1 (en) | System and method to drag instance master physical shell | |
| CN112035667A (en) | Knowledge graph display method and device and terminal equipment | |
| JPH07182445A (en) | Method for decision of important correspondence for computation processing | |
| JP4890116B2 (en) | Parts catalog creation method and parts catalog creation device | |
| US20100303382A1 (en) | Data input system, data input receiving device, data input receiving method and computer readable medium | |
| WO2014126879A1 (en) | Electronic blueprint system and method | |
| CN107315817B (en) | Electronic drawing text matching method and device, storage medium and computer equipment | |
| EP2110758A1 (en) | Searching method based on layout information | |
| CN111368492B (en) | Method and system for setting identification information in integrated circuit layout | |
| EP0550838A1 (en) | Method and computer-aided design system for defining geometric relations | |
| CN111104774A (en) | Method for generating wafer map | |
| US10719642B2 (en) | Automated generation of electronics schematics with single wire tracing | |
| CN115796111A (en) | File processing method suitable for agf, computer equipment and readable storage medium | |
| US20010032222A1 (en) | System, method and computer accessible storage medium, for creating and editing structured parts list | |
| US20080231629A1 (en) | Method and System for Representing Geometrical Layout Design Data in Electronic Design Systems | |
| US7073152B2 (en) | System and method for determining a highest level signal name in a hierarchical VLSI design | |
| CN111079369B (en) | Method for scaling instance by using variable parameterization unit | |
| CN113449485A (en) | Lead generation method, device, equipment and storage medium | |
| CN108846883B (en) | Quick drawing method and system for fractal graph, user equipment and storage medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |