CN111367719B - Storage system starting method, device, equipment and medium - Google Patents
Storage system starting method, device, equipment and medium Download PDFInfo
- Publication number
- CN111367719B CN111367719B CN202010132732.1A CN202010132732A CN111367719B CN 111367719 B CN111367719 B CN 111367719B CN 202010132732 A CN202010132732 A CN 202010132732A CN 111367719 B CN111367719 B CN 111367719B
- Authority
- CN
- China
- Prior art keywords
- connection
- state
- response
- rate
- bandwidth
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims abstract description 61
- 230000002159 abnormal effect Effects 0.000 claims abstract description 60
- 230000004044 response Effects 0.000 claims abstract description 59
- 238000001514 detection method Methods 0.000 claims abstract description 26
- 238000005457 optimization Methods 0.000 claims abstract description 4
- 238000004590 computer program Methods 0.000 claims description 13
- 230000004048 modification Effects 0.000 claims description 5
- 238000012986 modification Methods 0.000 claims description 5
- 230000005856 abnormality Effects 0.000 claims description 3
- 230000008569 process Effects 0.000 description 7
- 230000006870 function Effects 0.000 description 6
- 230000005540 biological transmission Effects 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 4
- 230000003287 optical effect Effects 0.000 description 4
- 230000001360 synchronised effect Effects 0.000 description 4
- 238000012545 processing Methods 0.000 description 3
- 238000012549 training Methods 0.000 description 3
- 230000009471 action Effects 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 239000000835 fiber Substances 0.000 description 2
- 230000007704 transition Effects 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 230000014509 gene expression Effects 0.000 description 1
- 238000007689 inspection Methods 0.000 description 1
- 230000009191 jumping Effects 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- 230000009466 transformation Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operation
- G06F11/1402—Saving, restoring, recovering or retrying
- G06F11/1415—Saving, restoring, recovering or retrying at system level
- G06F11/1438—Restarting or rejuvenating
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Retry When Errors Occur (AREA)
- Stored Programmes (AREA)
Abstract
The invention discloses a storage system starting method, which comprises the following steps: detecting the connection state and the bandwidth state of hardware equipment of a system; responding to the detection result that the detection result is abnormal, and performing connection again after first preset time; the CPU modifies a default high-rate preset value under a correct connection state into a low-rate preset value and sends the modified rate preset value to the hardware equipment; in response to the fact that the high-rate preset value is reached within the second preset time and the error rate of the hardware equipment is detected to be smaller than the first set value, adjusting optimization parameters of an equalizer of the system to enable the error rate to be smaller than the second set value, keeping the high-rate preset value for connection, and detecting the connection state and/or the bandwidth state; and in response to the connection reaching the first preset number of times and the connection state and/or bandwidth state abnormity is detected, restarting the system and feeding back the abnormal information based on the detection again. The invention also discloses a device, equipment and a medium. The invention can strengthen the stability of the starting of the storage system.
Description
Technical Field
The present invention relates to the field of computer technologies, and in particular, to a method, an apparatus, a device, and a medium for starting a storage system.
Background
The normal operation of the storage system software has very strong dependence and relevance on the hardware. For example, the storage implementation of the synchronous backup of data of two controllers depends on whether the hardware NTB is operating normally or not. In order to ensure that the storage software can work normally without loss after passing through the system, the stability of the hardware device associated with the storage software in the starting process needs to be ensured.
Disclosure of Invention
In view of this, an object of the embodiments of the present invention is to provide a method for enhancing self-checking and repairing failures of associated hardware devices on a motherboard during a booting process.
Based on the above object, an aspect of the present invention provides a storage system booting method, including:
detecting the connection state and the bandwidth state of hardware equipment of a system;
in response to the detection of the abnormal connection state and/or the abnormal bandwidth state of the hardware equipment, reconnecting after a first preset time;
the CPU modifies a default high-rate preset value under a correct connection state into a low-rate preset value and sends the modified rate preset value to the hardware equipment;
in response to the fact that the high-rate preset value is reached within the second preset time and the error rate of the hardware equipment is detected to be smaller than the first preset value, adjusting optimization parameters of an equalizer of the system to enable the error rate to be smaller than the second preset value, keeping the high-rate preset value for connection, and detecting the connection state and/or bandwidth state of the hardware equipment;
and in response to the connection reaching the first preset times and the detection of the connection state and/or bandwidth state abnormity of the hardware equipment, restarting the system, and in response to the detection of the connection state and/or bandwidth state abnormity after restarting, feeding back abnormity information.
In some embodiments of the storage system boot method of the present invention, the method further comprises:
in response to the fact that the high-rate preset value is not reached and/or the error rate is not detected to be smaller than the first set value and/or the error rate cannot be smaller than the second set value within the second preset time, keeping the low-rate preset value for connection, and detecting the connection state and/or the bandwidth state of the hardware equipment;
and restarting the system in response to the connection reaching a first preset number of times and the connection state and/or bandwidth state abnormity of the hardware equipment is detected, and feeding back abnormal information in response to the detection of the connection state and/or bandwidth state abnormity after restarting.
In some embodiments of the storage system booting method of the present invention, detecting the connection status and the bandwidth status of the hardware device of the system further comprises:
determining a configuration space of the bridge device according to a connection method of hardware devices of the system, and acquiring a connection state and a bandwidth state of the hardware devices from the configuration space.
In some embodiments of the storage system startup method of the present invention, in response to reaching the high-rate preset value within the second preset time and detecting that the bit error rate of the hardware device is less than the first set value, adjusting the optimized parameters of the equalizer of the system to make the bit error rate less than the second set value and maintaining the high-rate preset value for connection and detecting the connection status and/or bandwidth status of the hardware device further comprises:
and in response to the fact that the high-rate preset value is reached within the second preset time and the error rate of the hardware equipment is detected to be smaller than the first set value, the hardware equipment optimizes the sending terminal Tx parameter of the CPU through fine adjustment Rx, and the CPU enables the equalizer to optimize the sending terminal Tx parameter of the hardware equipment through fine adjustment Rx so that the error rate is smaller than the second set value, and the high-rate preset value is kept for connection.
In some embodiments of the storage system booting method according to the present invention, in response to the connection reaching a first preset number of times and detecting that the connection status and/or the bandwidth status of the hardware device is abnormal, the system is restarted, and in response to detecting that the connection status and/or the bandwidth status is abnormal after the restart, the feeding back the abnormal information further includes:
and restarting the system for a second preset time in response to the connection reaching the first preset time and the detection of the abnormal connection state and/or the abnormal bandwidth state of the hardware equipment, and feeding back abnormal information in response to the detection of the abnormal connection state and/or the abnormal bandwidth state after the system restarts for the second preset time.
In another aspect of the embodiments of the present invention, a storage system boot apparatus is further provided, where the apparatus includes:
a detection module configured to detect a connection status and a bandwidth status of a hardware device of the system;
the abnormal connection module is configured to respond to the detection of the abnormal connection state and/or the abnormal bandwidth state of the hardware equipment and reconnect after first preset time;
the speed modification module is configured to modify a default high-speed preset value under the correct connection state into a low-speed preset value through a CPU (central processing unit), and send the modified speed preset value to the hardware equipment;
the adjusting module is configured to respond to the situation that the high-rate preset value is reached within the second preset time and the error rate of the hardware equipment is detected to be smaller than the first set value, adjust the optimized parameters of the equalizer of the system to enable the error rate to be smaller than the second set value, keep the high-rate preset value for connection and detect the connection state and/or the bandwidth state of the hardware equipment;
and the restarting module is configured to respond to the condition that the connection reaches a first preset number of times and the connection state and/or the bandwidth state of the hardware equipment are detected to be abnormal, restart the system, and respond to the condition that the connection state and/or the bandwidth state are detected to be abnormal after restarting and feed back abnormal information.
In some embodiments of the storage system startup device of the present invention, the device further comprises:
a low-rate connection module configured to: in response to the fact that the high-rate preset value is not reached and/or the error rate is not detected to be smaller than the first set value and/or the error rate cannot be smaller than the second set value within the second preset time, keeping the low-rate preset value for connection, and detecting the connection state and/or the bandwidth state of the hardware equipment; and in response to the connection reaching the first preset times and the detection of the connection state and/or bandwidth state abnormity of the hardware equipment, restarting the system, and in response to the detection of the connection state and/or bandwidth state abnormity after restarting, feeding back abnormity information.
In some embodiments of the storage system startup device of the present invention, the restart module is further configured to:
and in response to the connection reaching the first preset times and the detection of the connection state and/or bandwidth state abnormity of the hardware equipment, restarting the system for a second preset time, and in response to the detection of the connection state and/or bandwidth state abnormity after the system is restarted for the second preset time, feeding back abnormal information.
In another aspect of the embodiments of the present invention, a computer device is further provided, where the computer device includes:
at least one processor; and
the storage system comprises a storage, a processor and a control unit, wherein the storage stores a computer program capable of running on the processor, and the processor executes the program to execute the storage system starting method.
In another aspect of the embodiments of the present invention, a computer-readable storage medium is further provided, where a computer program is stored in the computer-readable storage medium, and the computer program is executed by a processor to perform the foregoing storage system booting method.
The invention has at least the following beneficial technical effects: the invention can maximally store the normal connection of the hardware equipment storing the system dependency in the BIOS quality inspection process, and reduce system error report caused by equipment abnormality after the system is started.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, and it is obvious that the drawings in the following description are only some embodiments of the present invention, and it is obvious for those skilled in the art that other embodiments can be obtained by using the drawings without creative efforts.
FIG. 1 shows a schematic block diagram of an embodiment of a storage system boot method according to the present invention;
FIG. 2 shows a flow chart of an embodiment of a storage system booting method according to the invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention more apparent, the following embodiments of the present invention are described in further detail with reference to the accompanying drawings.
It should be noted that all expressions using "first" and "second" in the embodiments of the present invention are used for distinguishing two entities with the same name but different names or different parameters, and it is to be understood that "first" and "second" are merely for convenience of description and should not be construed as a limitation to the embodiments of the present invention, and no description is provided in the following embodiments.
In view of the foregoing, a first aspect of the embodiments of the present invention provides an embodiment of a method for booting a storage system. Fig. 1 is a schematic diagram illustrating an embodiment of a storage system booting method according to the present invention. In the embodiment shown in fig. 1, the method comprises at least the following steps:
s100, detecting the connection state and the bandwidth state of hardware equipment of a system;
s200, responding to the detected abnormal connection state and/or abnormal bandwidth state of the hardware equipment, and reconnecting after a first preset time;
s300, modifying a default high-rate preset value in a correct connection state into a low-rate preset value through a CPU (central processing unit), and sending the modified rate preset value to hardware equipment;
s400, in response to the fact that the high-rate preset value is reached within the second preset time and the error rate of the hardware equipment is detected to be smaller than the first set value, adjusting the optimized parameters of an equalizer of the system to enable the error rate to be smaller than the second set value, keeping the high-rate preset value for connection, and detecting the connection state and/or the bandwidth state of the hardware equipment;
s500, in response to the situation that the connection reaches the first preset times and the connection state and/or the bandwidth state of the hardware device are detected to be abnormal, restarting the system, and in response to the situation that the connection state and/or the bandwidth state are detected to be abnormal after restarting, feeding back abnormal information.
In some embodiments of the invention, FIG. 2 illustrates a flow diagram of an embodiment of a storage system boot method according to the invention. As shown in fig. 2, the connection state, the connection bandwidth, and the like are acquired according to the connection method of the hardware on the motherboard. After the program runs out of the pcie initialization correlation module, detecting the connection state of the correlation hardware device, if the connection state of the correlation hardware device is detected to be an incorrect connection state (normally Gen3) or the connection bandwidth is x0(x0 is an abnormal broadband state), re-trying the connection after a fixed time: repeating the first preset number of times n, wherein n can be defined as required, and the CPU sends a training action again. And the CPU modifies a default preset value, sends the modified preset value to the terminal hardware equipment at the Gen1 or Gen2 rate (low-rate preset value), and when the Gen3 rate is reached and the error rate detected by each receiving end is less than 1e-4, the optimized parameters of the equalizer of the system are adjusted until the error rate detected by each receiving end is less than 1e-12, and the parameter links at two ends are fixed to be stable in the Gen3 state. After re-detecting n, if detecting the connection of the related hardware equipment is successful, continuing to start; and after n is re-detected, if the connection of the related hardware equipment is detected to be unsuccessful, the BIOS sends a global reset command to restart the whole system, if the connection is successful, the system is continuously started, if the connection is unsuccessful, the log prints an alarm log, and the alarm log is sent to the BMC or other control systems, so that an engineer can conveniently and remotely check the alarm log, and the system is continuously started.
According to some embodiments of the storage system startup method of the present invention, the method further comprises:
in response to the fact that the high-rate preset value is not reached and/or the error rate is not detected to be smaller than the first set value and/or the error rate cannot be smaller than the second set value within the second preset time, keeping the low-rate preset value for connection, and detecting the connection state and/or the bandwidth state of the hardware equipment;
and restarting the system in response to the connection reaching a first preset number of times and the connection state and/or bandwidth state abnormity of the hardware equipment is detected, and feeding back abnormal information in response to the detection of the connection state and/or bandwidth state abnormity after restarting.
In some embodiments of the present invention, in response to reaching the high-rate preset value within the second preset time and detecting that the bit error rate of the hardware device is less than the first set value, the step of adjusting the optimized parameters of the equalizer of the system to make the bit error rate less than the second set value and maintaining the high-rate preset value fails before attempting the speed training at gen2, the speed training at gen3 is not attempted. The failure reason of the step includes that the high-speed preset value is not reached within the second preset time and/or the error rate is not detected to be smaller than the first set value and/or the error rate cannot be smaller than the second set value.
According to some embodiments of the storage system startup method of the present invention, detecting the connection status and the bandwidth status of the hardware devices of the system further comprises:
determining a configuration space of the bridge device according to a connection method of hardware devices of the system, and acquiring a connection state and a bandwidth state of the hardware devices from the configuration space.
In some embodiments of the present invention, a bus, dev, and fun of a CPU root port (a pci bridge device connecting a CPU and a pci device) connected to a relevant pci device are determined according to a connection method of hardware on a motherboard, and a configuration space of the bridge device is obtained according to the bus, dev, and fun. And acquiring the connection state, connection bandwidth and the like of the connection between the pcie device and the cpu root from the configuration space.
According to some embodiments of the storage system startup method of the present invention, in response to reaching the high rate preset value within a second preset time and detecting that the bit error rate of the hardware device is less than the first set value, adjusting the optimized parameters of the equalizer of the system to make the bit error rate less than the second set value and maintaining the high rate preset value for connection and detecting the connection status and/or bandwidth status of the hardware device further comprises:
and in response to the fact that the high-rate preset value is reached within the second preset time and the error rate of the hardware equipment is detected to be smaller than the first set value, the hardware equipment optimizes the sending terminal Tx parameter of the CPU through fine adjustment Rx, and the CPU enables the equalizer to optimize the sending terminal Tx parameter of the hardware equipment through fine adjustment Rx so that the error rate is smaller than the second set value, and the high-rate preset value is kept for connection.
In some embodiments of the present invention, since the rate of PCIE 3.0 signals can reach 8Gb/s, and the link channel routing may also be very long, which may cause the high-speed signal attenuation to be too large, and the receiving end cannot obtain an open eye pattern. Therefore, an equalization setting is used at both Tx and Rx ends of PCIE 3.0 to compensate for the attenuation of high speed signals in long links. A DynamIC Equalization (DynamIC Equalization) method is used in PCIE 3.0 to automatically implement and configure an optimal Equalization combination to meet different needs. Namely, the system automatically analyzes the performance (eye pattern, etc.) of the high-speed signal at the receiving end according to the condition of the link, and instructs the Tx transmitting end and the Rx receiving end how to set the equalization parameters according to the analysis result. As shown in the following figure, in the initialization process of the device work of the transmitting end and the receiving end of PCIE 3.0, the system may request the Rx receiving end to send a TxEQ Preset setting request to the Tx transmitting end to request the Tx transmitting end to perform corresponding Preset equalization setting according to the analysis condition of the link, the Tx transmitting end may also send an RxEQ equalization setting request to the receiving end to request the Tx receiving end to perform corresponding RxEQ setting, and an optimal equalization setting is obtained through such an initialization process, so that an optimized high-speed signal (eye diagram) is obtained at the receiving end. Because the speed of PCIe is higher and higher, and the transmission loss of common PCB plates and connectors to signals is more serious, PCIe G1 and G2 both adopt De-emphasis technology (De-emphasis) at a sending end, namely the sending end sends signals (representing low-frequency components in the signals) after jumping positions in a reduced amplitude manner when sending the signals, so that the attenuation of a transmission line to the high-frequency components can be partially compensated, and a better eye pattern (small signal swing, low eye pattern height, small power consumption and small EMC radiation) is obtained. The de-emphasis of-3.5 dB was used in PCIe G1 and the de-emphasis of-3.5 dB and-6 dB was used in G2. For G3, due to the higher signal rate, a more complex second-order De-emphasis technique is required, i.e. in addition to the transition bit reduced amplitude (De-emphasis) transmission, the amplitude transmission is increased for the bit preceding the transition bit, and this increased amplitude is usually called Preshoot. To cope with the complex link environment, a total of 11 different combinations of Preshoot and De-emogenis, i.e., presets, are specified in PCIe G3.
According to some embodiments of the storage system booting method of the present invention, in response to the connection reaching a first preset number of times and detecting that the connection state and/or the bandwidth state of the hardware device is abnormal, the system is restarted, and in response to detecting that the connection state and/or the bandwidth state is abnormal after restarting, the feeding back the abnormal information further includes:
and in response to the connection reaching the first preset times and the detection of the connection state and/or bandwidth state abnormity of the hardware equipment, restarting the system for a second preset time, and in response to the detection of the connection state and/or bandwidth state abnormity after the system is restarted for the second preset time, feeding back abnormal information.
In some embodiments of the present invention, as shown in fig. 2, after detecting n again, if detecting that the connection of the relevant hardware device is unsuccessful, the bios sends a global reset command to restart the whole system, the operation is repeated for a second preset number of times of m times, if successful, the system is started continuously, if unsuccessful, the log prints an alarm log, and sends the alarm log to the BMC or other control systems, which is convenient for the engineer to check remotely, and the system is started continuously. Where m counts are completed by the cmos register.
In another aspect of the embodiments of the present invention, an embodiment of a storage system boot apparatus is provided.
The device comprises:
a detection module configured to detect a connection status and a bandwidth status of a hardware device of the system;
the abnormal connection module is configured to respond to the detection of the abnormal connection state and/or the abnormal bandwidth state of the hardware equipment and reconnect the hardware equipment after first preset time;
the speed modification module is configured to modify a default high-speed preset value under the correct connection state into a low-speed preset value through a CPU (central processing unit), and send the modified speed preset value to the hardware equipment;
the adjusting module is configured to respond to the situation that the high-rate preset value is reached within the second preset time and the error rate of the hardware equipment is detected to be smaller than the first set value, adjust the optimized parameters of the equalizer of the system to enable the error rate to be smaller than the second set value, keep the high-rate preset value for connection and detect the connection state and/or the bandwidth state of the hardware equipment;
and the restarting module is configured to respond to the connection reaching a first preset number of times and detect the connection state and/or bandwidth state abnormity of the hardware equipment, restart the system, and respond to the detection of the connection state and/or bandwidth state abnormity after restarting and feed back abnormal information.
According to some embodiments of the storage system startup device of the present invention, the device further comprises:
a low-rate connection module configured to: in response to the fact that the high-rate preset value is not reached and/or the error rate is not detected to be smaller than the first set value and/or the error rate cannot be smaller than the second set value within the second preset time, keeping the low-rate preset value for connection, and detecting the connection state and/or the bandwidth state of the hardware equipment; and restarting the system in response to the connection reaching a first preset number of times and the connection state and/or bandwidth state abnormity of the hardware equipment is detected, and feeding back abnormal information in response to the detection of the connection state and/or bandwidth state abnormity after restarting.
According to some embodiments of the storage system startup device of the present invention, the restart module is further configured to:
and restarting the system for a second preset time in response to the connection reaching the first preset time and the detection of the abnormal connection state and/or the abnormal bandwidth state of the hardware equipment, and feeding back abnormal information in response to the detection of the abnormal connection state and/or the abnormal bandwidth state after the system restarts for the second preset time.
In view of the foregoing objects, another aspect of the embodiments of the present invention further provides a computer device, including: at least one processor; and a memory storing a computer program operable on the processor, the processor executing the program to perform the storage system booting method.
In another aspect of the embodiments of the present invention, a computer-readable storage medium is further provided, where a computer program is stored in the computer-readable storage medium, and the computer program is executed by a processor to perform the foregoing storage system booting method.
As such, those skilled in the art will appreciate that all of the embodiments, features and advantages set forth above with respect to the storage system startup method according to the present invention apply equally to the apparatus, the computer device and the medium according to the present invention. For the sake of brevity of this disclosure, no further discussion is repeated herein.
It should be particularly noted that the steps in the embodiments of the storage system startup method, apparatus, device and medium described above can be mutually intersected, replaced, added or deleted, and therefore, the storage system startup method, apparatus, device and medium should also belong to the protection scope of the present invention due to the reasonable permutation and combination transformation, and the protection scope of the present invention should not be limited to the embodiments.
Finally, it should be noted that, as those skilled in the art can understand, all or part of the processes in the methods of the embodiments described above can be implemented by instructing relevant hardware by a computer program, and the program of the storage system startup method can be stored in a computer readable storage medium, and when executed, the program can include the processes of the embodiments of the methods described above. The storage medium of the program may be a magnetic disk, an optical disk, a Read Only Memory (ROM), a Random Access Memory (RAM), or the like. The embodiments of the computer program may achieve the same or similar effects as any of the above-described method embodiments.
Furthermore, the methods disclosed according to embodiments of the present invention may also be implemented as a computer program executed by a processor, which may be stored in a computer-readable storage medium. Which when executed by a processor performs the above-described functions as defined in the method disclosed by an embodiment of the invention.
Further, the above method steps and system elements may also be implemented using a controller and a computer readable storage medium for storing a computer program for causing the controller to implement the functions of the above steps or elements.
Further, it should be appreciated that the computer-readable storage media (e.g., memory) herein can be either volatile memory or nonvolatile memory, or can include both volatile and nonvolatile memory. By way of example, and not limitation, nonvolatile memory can include Read Only Memory (ROM), Programmable ROM (PROM), Electrically Programmable ROM (EPROM), Electrically Erasable Programmable ROM (EEPROM), or flash memory. Volatile memory can include Random Access Memory (RAM), which can act as external cache memory. By way of example and not limitation, RAM is available in a variety of forms such as synchronous RAM (DRAM), Dynamic RAM (DRAM), Synchronous DRAM (SDRAM), double data rate SDRAM (DDR SDRAM), Enhanced SDRAM (ESDRAM), Synchronous Link DRAM (SLDRAM), and Direct Rambus RAM (DRRAM). The storage devices of the disclosed aspects are intended to comprise, without being limited to, these and other suitable types of memory.
Those of skill would further appreciate that the various illustrative logical blocks, modules, circuits, and algorithm steps described in connection with the disclosure herein may be implemented as electronic hardware, computer software, or combinations of both. To clearly illustrate this interchangeability of hardware and software, various illustrative components, blocks, modules, circuits, and steps have been described above generally in terms of their functionality. Whether such functionality is implemented as software or hardware depends upon the particular application and design constraints imposed on the overall system. Skilled artisans may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the disclosed embodiments of the present invention.
The various illustrative logical blocks, modules, and circuits described in connection with the disclosure herein may be implemented or performed with the following components designed to perform the functions herein: a general purpose processor, a Digital Signal Processor (DSP), an Application Specific Integrated Circuit (ASIC), a Field Programmable Gate Array (FPGA) or other programmable logic device, discrete gate or transistor logic, discrete hardware components, or any combination of these components. A general-purpose processor may be a microprocessor, but in the alternative, the processor may be any conventional processor, controller, microcontroller, or state machine. A processor may also be implemented as a combination of computing devices, e.g., a combination of a DSP and a microprocessor, a plurality of microprocessors, one or more microprocessors in conjunction with a DSP, and/or any other such configuration.
The steps of a method or algorithm described in connection with the disclosure herein may be embodied directly in hardware, in a software module executed by a processor, or in a combination of the two. A software module may reside in RAM memory, flash memory, ROM memory, EPROM memory, EEPROM memory, registers, hard disk, a removable disk, a CD-ROM, or any other form of storage medium known in the art. An exemplary storage medium is coupled to the processor such the processor can read information from, and write information to, the storage medium. In the alternative, the storage medium may be integral to the processor. The processor and the storage medium may reside in an ASIC. The ASIC may reside in a user terminal. In the alternative, the processor and the storage medium may reside as discrete components in a user terminal.
In one or more exemplary designs, the functions may be implemented in hardware, software, firmware, or any combination thereof. If implemented in software, the functions may be stored on or transmitted over as one or more instructions or code on a computer-readable medium. Computer-readable media includes both computer storage media and communication media including any medium that facilitates transfer of a computer program from one place to another. A storage media may be any available media that can be accessed by a general purpose or special purpose computer. By way of example, and not limitation, such computer-readable media can comprise RAM, ROM, EEPROM, CD-ROM or other optical disk storage, magnetic disk storage or other magnetic storage devices, or any other medium that can be used to carry or store desired program code in the form of instructions or data structures and that can be accessed by a general-purpose or special-purpose computer, or a general-purpose or special-purpose processor. Also, any connection is properly termed a computer-readable medium. For example, if the software is transmitted from a website, server, or other remote source using a coaxial cable, fiber optic cable, twisted pair, Digital Subscriber Line (DSL), or wireless technologies such as infrared, radio, and microwave, then the coaxial cable, fiber optic cable, twisted pair, DSL, or wireless technologies such as infrared, radio, and microwave are included in the definition of medium. Disk and disc, as used herein, includes Compact Disc (CD), laser disc, optical disc, Digital Versatile Disc (DVD), floppy disk, blu-ray disc where disks usually reproduce data magnetically, while discs reproduce data optically with lasers. Combinations of the above should also be included within the scope of computer-readable media.
The foregoing is an exemplary embodiment of the present disclosure, but it should be noted that various changes and modifications could be made herein without departing from the scope of the present disclosure as defined by the appended claims. The functions, steps and/or actions of the method claims in accordance with the disclosed embodiments described herein need not be performed in any particular order. Furthermore, although elements of the disclosed embodiments of the invention may be described or claimed in the singular, the plural is contemplated unless limitation to the singular is explicitly stated.
It should be understood that, as used herein, the singular forms "a", "an" and "the" are intended to include the plural forms as well, unless the context clearly supports the exception. It should also be understood that "and/or" as used herein is meant to include any and all possible combinations of one or more of the associated listed items.
The numbers of the embodiments disclosed in the above embodiments of the present invention are merely for description, and do not represent the advantages or disadvantages of the embodiments.
It will be understood by those skilled in the art that all or part of the steps for implementing the above embodiments may be implemented by hardware, or may be implemented by a program instructing relevant hardware, and the program may be stored in a computer-readable storage medium, and the above-mentioned storage medium may be a read-only memory, a magnetic disk or an optical disk, etc.
Those of ordinary skill in the art will understand that: the discussion of any embodiment above is meant to be exemplary only, and is not intended to intimate that the scope of the disclosure, including the claims, of embodiments of the invention is limited to these examples; within the idea of an embodiment of the invention, also technical features in the above embodiment or in different embodiments may be combined and there are many other variations of the different aspects of the embodiments of the invention as described above, which are not provided in detail for the sake of brevity. Therefore, any omissions, modifications, substitutions, improvements, and the like that may be made without departing from the spirit and principles of the embodiments of the present invention are intended to be included within the scope of the embodiments of the present invention.
Claims (10)
1. A storage system boot method, the method comprising:
detecting the connection state and the bandwidth state of hardware equipment of a system;
responding to the detected connection state abnormity and/or bandwidth state abnormity of the hardware equipment, and reconnecting after first preset time;
a CPU modifies a default high-rate preset value under the correct connection state into a low-rate preset value, and sends the modified rate preset value to the hardware equipment;
in response to reaching the high-rate preset value within a second preset time and detecting that the error rate of the hardware equipment is smaller than a first set value, adjusting optimization parameters of an equalizer of the system to enable the error rate to be smaller than a second set value, and keeping the high-rate preset value for connection and detecting the connection state and/or the bandwidth state of the hardware equipment;
and in response to the connection reaching a first preset number of times and the connection state and/or the bandwidth state of the hardware equipment being detected to be abnormal, restarting the system, and in response to the connection state and/or the bandwidth state being detected to be abnormal after restarting, feeding back abnormal information.
2. The storage system booting method of claim 1, the method further comprising:
in response to that the high-rate preset value is not reached and/or the error rate is not detected to be smaller than the first set value and/or the error rate cannot be detected to be smaller than the second set value within the second preset time, keeping the low-rate preset value for connection, and detecting the connection state and/or the bandwidth state of the hardware equipment;
and in response to the connection reaching a first preset number of times and the connection state and/or the bandwidth state of the hardware equipment being detected to be abnormal, restarting the system, and in response to the connection state and/or the bandwidth state being detected to be abnormal after restarting, feeding back abnormal information.
3. The storage system booting method of claim 1, wherein the detecting a connection status and a bandwidth status of hardware devices of a system further comprises:
determining a configuration space of bridge equipment according to the connection method of the hardware equipment of the system, and acquiring the connection state and the bandwidth state of the hardware equipment from the configuration space.
4. The storage system booting method according to claim 1, wherein the adjusting optimized parameters of an equalizer of the system to make the bit error rate smaller than a second set value and to maintain the high rate preset value for connection and detecting the connection status and/or the bandwidth status of the hardware device in response to reaching the high rate preset value and detecting that the bit error rate of the hardware device is smaller than a first set value within a second preset time further comprises:
in response to the fact that the high-rate preset value is reached within the second preset time and the error rate of the hardware equipment is detected to be smaller than the first preset value, the hardware equipment optimizes the sending end Tx parameter of the CPU through fine adjustment of Rx, the CPU enables the equalizer to optimize the sending end Tx parameter of the hardware equipment through fine adjustment of Rx, so that the error rate is smaller than the second preset value, and the high-rate preset value is kept for connection.
5. The storage system booting method according to claim 1, wherein the restarting the system in response to a connection reaching a first preset number of times and detecting the connection state and/or the bandwidth state exception of the hardware device, and the feeding back exception information in response to detecting the connection state and/or the bandwidth state exception after restarting further comprises:
and restarting the system for a second preset time in response to the connection reaching a first preset time and the connection state and/or the bandwidth state of the hardware equipment being detected to be abnormal, and feeding back abnormal information in response to the connection state and/or the bandwidth state being detected to be abnormal after the system is restarted for the second preset time.
6. A storage system boot apparatus, the apparatus comprising:
a detection module configured to detect a connection status and a bandwidth status of a hardware device of a system;
an abnormal connection module configured to reconnect after a first preset time elapses in response to detection of the connection status abnormality and/or the bandwidth status abnormality of the hardware device;
a rate modification module configured to modify a default high rate preset value in a correct connection state to a low rate preset value by a CPU, and send the modified rate preset value to the hardware device;
an adjustment module configured to adjust an optimization parameter of an equalizer of the system to make the bit error rate smaller than a second set value in response to reaching the high rate preset value within a second preset time and detecting that the bit error rate of the hardware device is smaller than a first set value, and to maintain the high rate preset value for connection and detect the connection status and/or the bandwidth status of the hardware device;
the restarting module is configured to restart the system in response to the connection reaching a first preset number of times and the connection state and/or the bandwidth state of the hardware device being detected to be abnormal, and feed back abnormal information in response to the connection state and/or the bandwidth state being detected to be abnormal after restarting.
7. The storage system startup device of claim 6, wherein the device further comprises:
a low-rate connection module configured to: in response to that the high-rate preset value is not reached and/or the error rate is not detected to be smaller than the first set value and/or the error rate cannot be detected to be smaller than the second set value within the second preset time, keeping the low-rate preset value for connection, and detecting the connection state and/or the bandwidth state of the hardware equipment; and in response to the connection reaching a first preset number of times and the connection state and/or the bandwidth state of the hardware equipment being detected to be abnormal, restarting the system, and in response to the connection state and/or the bandwidth state being detected to be abnormal after restarting, feeding back abnormal information.
8. The storage system booting apparatus of claim 6, wherein the reboot module is further configured to:
and restarting the system for a second preset time in response to the connection reaching a first preset time and the connection state and/or the bandwidth state of the hardware equipment being detected to be abnormal, and feeding back abnormal information in response to the connection state and/or the bandwidth state being detected to be abnormal after the system is restarted for the second preset time.
9. A computer device, comprising:
at least one processor; and
memory storing a computer program operable on the processor, wherein the processor when executing the program performs the method according to any of the claims 1-5.
10. A computer-readable storage medium, in which a computer program is stored which, when being executed by a processor, carries out the method of any one of claims 1 to 5.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010132732.1A CN111367719B (en) | 2020-02-29 | 2020-02-29 | Storage system starting method, device, equipment and medium |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010132732.1A CN111367719B (en) | 2020-02-29 | 2020-02-29 | Storage system starting method, device, equipment and medium |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN111367719A CN111367719A (en) | 2020-07-03 |
| CN111367719B true CN111367719B (en) | 2022-07-26 |
Family
ID=71208404
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010132732.1A Active CN111367719B (en) | 2020-02-29 | 2020-02-29 | Storage system starting method, device, equipment and medium |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111367719B (en) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110764715A (en) * | 2019-11-09 | 2020-02-07 | 苏州浪潮智能科技有限公司 | Bandwidth control method, device and storage medium |
-
2020
- 2020-02-29 CN CN202010132732.1A patent/CN111367719B/en active Active
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110764715A (en) * | 2019-11-09 | 2020-02-07 | 苏州浪潮智能科技有限公司 | Bandwidth control method, device and storage medium |
Also Published As
| Publication number | Publication date |
|---|---|
| CN111367719A (en) | 2020-07-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| WO2021212948A1 (en) | Storage system boot method and apparatus, and computer-readable storage medium | |
| US7903746B2 (en) | Calibrating parameters in a storage subsystem with wide ports | |
| CN107153553B (en) | Method for adjusting PCIe Tx Eq at CPU end of Purley platform based on CScripts | |
| CN111143106B (en) | Repair method, device, equipment and medium for dual-port SSD | |
| US20080074992A1 (en) | Apparatus and method for point-to-point interconnect testing | |
| CN111124722B (en) | Method, equipment and medium for isolating fault memory | |
| CN111158975A (en) | Method, equipment and storage medium for monitoring BMC | |
| US20160020952A1 (en) | Selective Single-Ended Transmission for High Speed Serial Links | |
| CN111427597B (en) | BMC and BIOS information interaction decoupling method, device, equipment and medium | |
| KR102230236B1 (en) | SerDes link parameter debugging method, device and computer storage medium | |
| US20210149581A1 (en) | Memory system and operation method thereof | |
| EP2476062A1 (en) | Adjustment of memory write timing based on error detection techniques | |
| CN110806964A (en) | Method and equipment for lighting hard disk and storage medium | |
| CN111858431A (en) | PCIE (peripheral component interface express) -based extension cabinet hot plug method, device, equipment and medium | |
| CN111367719B (en) | Storage system starting method, device, equipment and medium | |
| US20090030649A1 (en) | Method and Procedure for Detecting Cable Length in a Storage Subsystem with Wide Ports | |
| CN110781042B (en) | Method, device and medium for detecting UBM (Universal boot Module) backboard based on BMC (baseboard management controller) | |
| CN111611135B (en) | CPLD or FPGA signal processing method, device, equipment and readable medium | |
| CN111045710A (en) | Method, equipment and medium for upgrading SAS-Expander firmware based on IPMI command | |
| CN114816885A (en) | Method, device, equipment and medium for automatically adjusting balance value of sending end | |
| CN111193818A (en) | Method, system, equipment and medium for obtaining IP address | |
| CN110427199B (en) | Method, equipment and readable medium for upgrading BMC and BIOS in matching manner | |
| CN111404771B (en) | Network load testing method, device, equipment and medium | |
| CN113364555A (en) | Device, controller for device and method of communication | |
| US11023244B2 (en) | System, apparatus and method for recovering link state during link training |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |