CN111338455A - Server power management device, method and system - Google Patents
Server power management device, method and system Download PDFInfo
- Publication number
- CN111338455A CN111338455A CN202010125517.9A CN202010125517A CN111338455A CN 111338455 A CN111338455 A CN 111338455A CN 202010125517 A CN202010125517 A CN 202010125517A CN 111338455 A CN111338455 A CN 111338455A
- Authority
- CN
- China
- Prior art keywords
- power supply
- power
- state
- actual voltage
- voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims abstract description 14
- 238000012544 monitoring process Methods 0.000 claims abstract description 7
- 238000007726 management method Methods 0.000 claims description 18
- 238000013507 mapping Methods 0.000 claims description 6
- 238000006467 substitution reaction Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000005856 abnormality Effects 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/28—Supervision thereof, e.g. detecting power-supply failure by out of limits supervision
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/30—Means for acting in the event of power-supply failure or interruption, e.g. power-supply fluctuations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Power Sources (AREA)
Abstract
The invention provides a server power supply management device, method and system, wherein the device comprises: the control chip is connected with the processor through an I2C bus; the enabling pin of the control chip is connected with the server power supply module; the input pin of the control chip is connected with the output end of the power supply module; the control chip is connected with the BMC through an SJTAG interface. The invention realizes the rapid and accurate control of the power module, can accurately monitor the power module in real time, can review the previous monitoring result once the power module fails, and realizes the failure traceability of the power module.
Description
Technical Field
The invention belongs to the technical field of servers, and particularly relates to a server power management device, method and system.
Background
The current common server power control method is that CPLD of lattice manufacturer and ARM chip of ASPEED manufacturer realize the management function of power. The CPLD or the ARM controls the DC-DC module (Power supply module) by using a Power Good signal.
The Power Good signal of the DC-DC module (Power module) generally has a large error, which is about 8% to 20%, and it is inaccurate to record the status of the Power supply with this signal because most chips require 5% or less accuracy for the Power supply. If the Power Good is used as a mark for judging whether the Power-on or Power-off is ok, certain risks exist to certain chips, particularly to chips with high Power supply precision requirements; such as: in the Power failure process, after the Power Good signal becomes low, the CPLD considers that the Power failure is finished, but a part of Power supplies in the chip are not completely powered off, the control module in the chip considers that the control module is in a Power supply state, if the Power supply is continued, after the Power supply, because the chip is not completely powered off, the Power supply is powered on again, the Power supply module in the chip cannot respond to external Power supply, and therefore the chip has a latch effect and further has the problem of downtime. When the error log record is made, the BMC cannot timely record the states of all power supplies at the moment of power failure because the program itself is executed serially, and even more, the BMC is down without recording the power supply information with errors. Therefore, the power supply information at the time point of the power supply abnormality cannot be recorded in time, so that the debug is meaningless. The monitoring of the Power Good signal by the CPLD to record the ok state of the Power supply is extremely error-prone. If the monitored power supplies are more, the link topology is complex, and the principle diagram and the Layout file have more parasitic lines.
Disclosure of Invention
In view of the above-mentioned deficiencies of the prior art, the present invention provides a server power management apparatus, method and system to solve the above-mentioned technical problems.
The invention provides a server power supply management device, which comprises:
the control chip is connected with the processor through an I2C bus; the enabling pin of the control chip is connected with the server power supply module; the input pin of the control chip is connected with the output end of the power supply module; the control chip is connected with the BMC through an SJTAG interface.
Furthermore, the control chip is connected with the offline burner through an SJTAG interface.
Further, the control chip comprises a plurality of enable pins and a plurality of corresponding input pins; the enabling pin is connected with the input end of the power supply module, and the corresponding input pin is connected with the output end of the power supply module to form a power supply management loop.
Further, the control chip adopts a POER1220 chip.
The invention also provides a server power supply management method, which comprises the following steps:
controlling the power state according to a power control instruction issued by the processor;
collecting the actual voltage of the current power supply module;
judging whether the actual voltage meets the power supply state:
and if not, generating an error prompt and reporting the error prompt to the processor.
Further, the controlling the power state according to the power control instruction issued by the processor includes:
acquiring and storing a mapping relation between a power module device code and an enabling pin number;
extracting a target power module device code of the control instruction;
calling a corresponding enabling pin according to the target power module equipment code and the mapping relation;
and issuing a control instruction to the target power supply module through the corresponding enabling pin.
Further, the determining whether the actual voltage meets the power state includes:
recording a target power supply state of a latest control instruction of a target power supply module, wherein the power supply state comprises a power-on state and a power-off state;
if the target power state is a power-on state, judging whether the actual voltage is not 0, and if so, conforming to the power state;
if the target power supply state is a power-off state, judging whether the actual voltage is 0, and if so, determining that the actual voltage conforms to the power supply state.
Further, the method further comprises:
setting a reference voltage value;
collecting the actual voltage of the power supply module in the power-on state;
calling a voltage comparator to compare whether the actual voltage is consistent with the reference voltage value:
and if not, writing the difference value of the actual voltage and the reference voltage value into an error log and storing the error log.
The invention also provides a server power management system, which comprises:
the power supply control unit is configured for controlling the power supply state according to a power supply control instruction issued by the processor;
the voltage acquisition unit is configured for acquiring the actual voltage of the current power supply module;
the voltage judging unit is configured for judging whether the actual voltage accords with the power supply state;
and the error reporting unit is configured to generate an error prompt and report the error prompt to the processor if the actual voltage does not conform to the power state.
Further, the system further comprises:
a reference setting unit configured to set a reference voltage value;
the voltage monitoring unit is used for acquiring the actual voltage of the power supply module in the power-on state;
the consistency comparison unit is configured to call a voltage comparator to compare whether the actual voltage is consistent with the reference voltage value;
and the log recording unit is configured to write the difference value between the actual voltage and the reference voltage value into an error log and store the error log if the actual voltage is inconsistent with the reference voltage value.
The beneficial effect of the invention is that,
the invention provides a server power management device, method and system, which are characterized in that a control chip is added, a direct control link between a processor (CPU or CPLD) and a power module is established by using the control chip, a Powergood signal of the power module is not used as a control medium any more, and voltage parameters are used, so that the power module is quickly and accurately controlled, the power module can be accurately monitored in real time, once the power module fails, the previous monitoring result can be reviewed, and the failure traceability of the power module is realized. The invention has simple topological structure, and can not generate the problem of excessive stray wires even if the power supply is more.
In addition, the invention has reliable design principle, simple structure and very wide application prospect.
Drawings
In order to more clearly illustrate the embodiments or technical solutions in the prior art of the present invention, the drawings used in the description of the embodiments or prior art will be briefly described below, and it is obvious for those skilled in the art that other drawings can be obtained based on these drawings without creative efforts.
Fig. 1 is a schematic structural diagram of an apparatus according to an embodiment of the present application.
Detailed Description
In order to make those skilled in the art better understand the technical solution of the present invention, the technical solution in the embodiment of the present invention will be clearly and completely described below with reference to the drawings in the embodiment of the present invention, and it is obvious that the described embodiment is only a part of the embodiment of the present invention, and not all embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
It should be noted that the embodiments and features of the embodiments may be combined with each other without conflict.
In the description of the present invention, it should be noted that, unless otherwise explicitly specified or limited, the terms "mounted," "connected," and "connected" are to be construed broadly, e.g., as meaning either a fixed connection, a removable connection, or an integral connection; can be mechanically or electrically connected; they may be connected directly or indirectly through intervening media, or they may be interconnected between two elements. The specific meaning of the above terms in the present invention can be understood by those of ordinary skill in the art through specific situations.
The present invention will be described in detail below with reference to the embodiments with reference to the attached drawings.
Example 1
Referring to fig. 1, the present embodiment provides a server power management device, which has the following structure:
the CPU or the CPLD is hung below the POER1220 chip through the IIC bus and used for acquiring the power supply state, the current value and the temperature value of the power supply from the POER1220 chip; the BMC is connected to the POER1220 chip through an SJTAG interface and is used for upgrading the logic program of the POER1220 chip, and the POER1220 chip is also connected with an SJTAG Header (offline burner) through the SJTAG interface and is used for upgrading the logic program of the POER1220 chip offline; enable0 and Enabln pins of the POER1220 chip are connected to an external DC-DC module for enabling the DC-DC module to output power supply voltage to supply a load, and simultaneously, the voltage Vout0 and Voutn output by the DC-DC module are connected back to a VMON pin of a POER1220 signal for real-time monitoring of the power supply voltage. A voltage comparator is used in the VMON pin, and the voltage Vout is compared with the reference voltage designed by an internal logic program, so that the overvoltage and undervoltage states are obtained, and the accurate value of the Vout is obtained. In this embodiment, the POER1220 chip controls a plurality of power modules, for example, Enable0, power module 0 and VMON0 form a control loop, and Enablen, power module n and VMONn form a control loop.
The signal part contains the following definitions:
the SJTAG signal is used to perform logic program upgrades to the POER1220 chip.
The IIC signal is used for the CPU to obtain the power supply voltage, current and temperature from the 1220 chip.
Enable0/Enablen signals are used to Enable the DC-DC module.
Vout0/Voutn is the output voltage of the DC-DC module.
Example 2
The embodiment provides a server power management device, which includes:
the FPGA is connected with the processor through an I2C bus; the enabling pin of the FPGA is connected with the server power supply module; the input pin of the FPGA is connected with the output end of the power supply module; the FPGA is connected with the BMC through an SJTAG interface.
Example 3
The embodiment provides a server power management device, which includes:
and the control chip is connected with the processor through an I2C bus. The control chip is connected with the BMC through an SJTAG interface. And a group of power supply modules are connected between a pair of enable pins and input pins of the control chip.
Example 4
The embodiment provides a server power management method, which comprises the following steps:
and S1, after receiving a power control instruction sent by a processor (CPU or CPLD), extracting a target power module device code and a target power state in the instruction. The method comprises the steps of collecting and storing the mapping relation between the power module equipment codes and the enabling pin numbers in advance, calling corresponding enabling pins according to the target power module equipment codes and the mapping relation, sending control instructions to a target power module through the corresponding enabling pins, and controlling the target power module to be switched to a target power state.
S2, collecting the actual voltage of the target power supply module through the corresponding input pin of the target power supply module, judging whether the actual voltage is consistent with the target power supply state (power-on state or power-off state), if the target power supply state is the power-on state, judging whether the actual voltage is not 0, if so, judging that the actual voltage is consistent with the power supply state, and if not, judging that the actual voltage is not consistent with the power supply state; if the target power supply state is a power-off state, judging whether the actual voltage is 0, if so, the actual voltage accords with the power supply state, and if not, the actual voltage does not accord with the power supply state. And if the actual voltage does not accord with the power state, generating an error prompt, reporting the error prompt to the processor, and writing the error prompt into a local error log.
S3, setting a reference voltage value (12V), and collecting the actual voltage of the power module in the power-on state; and calling a voltage comparator to compare whether the actual voltage is consistent with the reference voltage value: and if the difference value is not consistent with the reference voltage value, writing the difference value of the actual voltage and the reference voltage value into an error log and storing the error log in the control chip.
Example 5
The present embodiment provides a server power management system, including:
the power supply control unit is configured for controlling the power supply state according to a power supply control instruction issued by the processor;
the voltage acquisition unit is configured for acquiring the actual voltage of the current power supply module;
the voltage judging unit is configured for judging whether the actual voltage accords with the power supply state;
and the error reporting unit is configured to generate an error prompt and report the error prompt to the processor if the actual voltage does not conform to the power state.
Further, as an embodiment of the present application, the system further includes:
a reference setting unit configured to set a reference voltage value;
the voltage monitoring unit is used for acquiring the actual voltage of the power supply module in the power-on state;
the consistency comparison unit is configured to call a voltage comparator to compare whether the actual voltage is consistent with the reference voltage value;
and the log recording unit is configured to write the difference value between the actual voltage and the reference voltage value into an error log and store the error log if the actual voltage is inconsistent with the reference voltage value.
Although the present invention has been described in detail by referring to the drawings in connection with the preferred embodiments, the present invention is not limited thereto. Various equivalent modifications or substitutions can be made on the embodiments of the present invention by those skilled in the art without departing from the spirit and scope of the present invention, and these modifications or substitutions are within the scope of the present invention/any person skilled in the art can easily conceive of the changes or substitutions within the technical scope of the present invention. Therefore, the protection scope of the present invention shall be subject to the protection scope of the claims.
Claims (10)
1. A server power management apparatus, the apparatus comprising:
the control chip is connected with the processor through an I2C bus; the enabling pin of the control chip is connected with the server power supply module; the input pin of the control chip is connected with the output end of the power supply module; the control chip is connected with the BMC through an SJTAG interface.
2. The device of claim 1, wherein the control chip is connected to the offline burner through an SJTAG interface.
3. The apparatus of claim 1, wherein the control chip comprises a plurality of enable pins and a plurality of corresponding input pins; the enabling pin is connected with the input end of the power supply module, and the corresponding input pin is connected with the output end of the power supply module to form a power supply management loop.
4. The device of claim 1, wherein the control chip is a POER1220 chip.
5. A server power management method, the method comprising:
controlling the power state according to a power control instruction issued by the processor;
collecting the actual voltage of the current power supply module;
judging whether the actual voltage meets the power supply state:
and if not, generating an error prompt and reporting the error prompt to the processor.
6. The method of claim 5, wherein the controlling the power state according to the power control command issued by the processor comprises:
acquiring and storing a mapping relation between a power module device code and an enabling pin number;
extracting a target power module device code of the control instruction;
calling a corresponding enabling pin according to the target power module equipment code and the mapping relation;
and issuing a control instruction to the target power supply module through the corresponding enabling pin.
7. The method of claim 5, wherein the determining whether the actual voltage meets the power state comprises:
recording a target power supply state of a latest control instruction of a target power supply module, wherein the power supply state comprises a power-on state and a power-off state;
if the target power state is a power-on state, judging whether the actual voltage is not 0, and if so, conforming to the power state;
if the target power supply state is a power-off state, judging whether the actual voltage is 0, and if so, determining that the actual voltage conforms to the power supply state.
8. The method of claim 5, further comprising:
setting a reference voltage value;
collecting the actual voltage of the power supply module in the power-on state;
calling a voltage comparator to compare whether the actual voltage is consistent with the reference voltage value:
and if not, writing the difference value of the actual voltage and the reference voltage value into an error log and storing the error log.
9. A server power management system, the system comprising:
the power supply control unit is configured for controlling the power supply state according to a power supply control instruction issued by the processor;
the voltage acquisition unit is configured for acquiring the actual voltage of the current power supply module;
the voltage judging unit is configured for judging whether the actual voltage accords with the power supply state;
and the error reporting unit is configured to generate an error prompt and report the error prompt to the processor if the actual voltage does not conform to the power state.
10. The system of claim 9, further comprising:
a reference setting unit configured to set a reference voltage value;
the voltage monitoring unit is used for acquiring the actual voltage of the power supply module in the power-on state;
the consistency comparison unit is configured to call a voltage comparator to compare whether the actual voltage is consistent with the reference voltage value;
and the log recording unit is configured to write the difference value between the actual voltage and the reference voltage value into an error log and store the error log if the actual voltage is inconsistent with the reference voltage value.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010125517.9A CN111338455A (en) | 2020-02-27 | 2020-02-27 | Server power management device, method and system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010125517.9A CN111338455A (en) | 2020-02-27 | 2020-02-27 | Server power management device, method and system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN111338455A true CN111338455A (en) | 2020-06-26 |
Family
ID=71182008
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010125517.9A Pending CN111338455A (en) | 2020-02-27 | 2020-02-27 | Server power management device, method and system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111338455A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112462920A (en) * | 2020-11-30 | 2021-03-09 | 苏州浪潮智能科技有限公司 | Power supply control method, device, server and storage medium |
| CN113127296A (en) * | 2021-03-26 | 2021-07-16 | 山东英信计算机技术有限公司 | Method for detecting abnormality of OPEN19 server and OPEN19 server |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN203561985U (en) * | 2013-11-13 | 2014-04-23 | 曙光信息产业(北京)有限公司 | FPGA (field programmable gate array) chip and BMC (baseboard management controller) chip coordinated power management system for ATCA (advanced telecom computing architecture) blade |
| CN107294378A (en) * | 2017-06-27 | 2017-10-24 | 北京嘉楠捷思信息技术有限公司 | Circuit |
| CN109917895A (en) * | 2019-03-13 | 2019-06-21 | 浪潮商用机器有限公司 | A kind of control device and control method of voltage regulator module VRM |
| CN110597376A (en) * | 2019-09-12 | 2019-12-20 | 苏州浪潮智能科技有限公司 | Sequencing circuit and sequencing system |
| CN210038709U (en) * | 2019-07-26 | 2020-02-07 | 苏州浪潮智能科技有限公司 | Power monitoring management buckle |
-
2020
- 2020-02-27 CN CN202010125517.9A patent/CN111338455A/en active Pending
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN203561985U (en) * | 2013-11-13 | 2014-04-23 | 曙光信息产业(北京)有限公司 | FPGA (field programmable gate array) chip and BMC (baseboard management controller) chip coordinated power management system for ATCA (advanced telecom computing architecture) blade |
| CN107294378A (en) * | 2017-06-27 | 2017-10-24 | 北京嘉楠捷思信息技术有限公司 | Circuit |
| CN109917895A (en) * | 2019-03-13 | 2019-06-21 | 浪潮商用机器有限公司 | A kind of control device and control method of voltage regulator module VRM |
| CN210038709U (en) * | 2019-07-26 | 2020-02-07 | 苏州浪潮智能科技有限公司 | Power monitoring management buckle |
| CN110597376A (en) * | 2019-09-12 | 2019-12-20 | 苏州浪潮智能科技有限公司 | Sequencing circuit and sequencing system |
Non-Patent Citations (1)
| Title |
|---|
| 杨佩等: "ATCA机箱中业务板电源的监测与控制", 《电源技术》 * |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112462920A (en) * | 2020-11-30 | 2021-03-09 | 苏州浪潮智能科技有限公司 | Power supply control method, device, server and storage medium |
| CN112462920B (en) * | 2020-11-30 | 2023-02-28 | 苏州浪潮智能科技有限公司 | Power supply control method, device, server and storage medium |
| CN113127296A (en) * | 2021-03-26 | 2021-07-16 | 山东英信计算机技术有限公司 | Method for detecting abnormality of OPEN19 server and OPEN19 server |
| CN113127296B (en) * | 2021-03-26 | 2023-01-06 | 山东英信计算机技术有限公司 | Method for detecting abnormity of OPEN19 server and OPEN19 server |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10642597B2 (en) | Integrated management and update method of DC-DC converter and battery management system (BMS) software installed in residential ESS | |
| CN112286709B (en) | Diagnosis method, diagnosis device and diagnosis equipment for server hardware faults | |
| CN111338455A (en) | Server power management device, method and system | |
| CN117289085A (en) | Multi-line fault analysis and diagnosis method and system | |
| CN115237719A (en) | Early warning method and system for reliability of server power supply | |
| CN103605596A (en) | System and method for collaborative power management of FPGA (field programmable gata array) chip and BMC (baseboard management controller) chip used on ATCA (advanced telecom computing architecture) blade | |
| CN110597376B (en) | Sequencing circuit and sequencing system | |
| CN112882901A (en) | Intelligent health state monitor of distributed processing system | |
| CN111856243A (en) | Automatic current measurement precision testing system and method | |
| CN109032318A (en) | A kind of power monitoring system and storage server system | |
| CN118331161A (en) | Concentrator operation environment monitoring management system | |
| CN114878960A (en) | Fault diagnosis method, storage medium, power acquisition terminal, and fault diagnosis system | |
| CN111381660B (en) | Power supply control system and method of multi-node server based on CPLD (complex programmable logic device) | |
| CN210038709U (en) | Power monitoring management buckle | |
| CN209823500U (en) | Case and case panel of direct current transmission valve control system | |
| CN116521478A (en) | Board state monitoring method, system, electronic equipment and medium | |
| CN108680870B (en) | A kind of removable automation calibration system and method for forming and capacity dividing test power supply | |
| CN110018934A (en) | A kind of system and method based on server master board quick diagnosis power-on error | |
| WO2022110604A1 (en) | Control method and control system for battery monitoring platform | |
| CN111506466B (en) | Interactive redundancy monitoring system and method for key voltage | |
| CN113868036B (en) | Method, system, terminal and storage medium for monitoring server time sequence abnormality | |
| CN114884021B (en) | Power supply control method of power supply circuit and related components | |
| CN117744587B (en) | Optimization method and system of main control chip | |
| CN113849375B (en) | Remote management method, system and medium for computer | |
| CN117687876A (en) | Fault indication device and method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20200626 |
|
| RJ01 | Rejection of invention patent application after publication |