CN111274661B - Waveguide slot antenna low side lobe design method based on slot voltage extraction - Google Patents
Waveguide slot antenna low side lobe design method based on slot voltage extraction Download PDFInfo
- Publication number
- CN111274661B CN111274661B CN201811451738.4A CN201811451738A CN111274661B CN 111274661 B CN111274661 B CN 111274661B CN 201811451738 A CN201811451738 A CN 201811451738A CN 111274661 B CN111274661 B CN 111274661B
- Authority
- CN
- China
- Prior art keywords
- slot
- array
- seam
- waveguide
- length
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01Q—ANTENNAS, i.e. RADIO AERIALS
- H01Q13/00—Waveguide horns or mouths; Slot antennas; Leaky-waveguide antennas; Equivalent structures causing radiation along the transmission path of a guided wave
- H01Q13/10—Resonant slot antennas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01Q—ANTENNAS, i.e. RADIO AERIALS
- H01Q21/00—Antenna arrays or systems
- H01Q21/0087—Apparatus or processes specially adapted for manufacturing antenna arrays
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01Q—ANTENNAS, i.e. RADIO AERIALS
- H01Q21/00—Antenna arrays or systems
- H01Q21/29—Combinations of different interacting antenna units for giving a desired directional characteristic
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E60/00—Enabling technologies; Technologies with a potential or indirect contribution to GHG emissions mitigation
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Variable-Direction Aerials And Aerial Arrays (AREA)
Abstract
A waveguide slot antenna low side lobe design method based on slot voltage extraction comprises the following steps: step 1, a single slot waveguide crack model is established, slot parameter extraction and curve fitting are carried out through simulation analysis, and single slot characteristic equations F (g, d) and F (d, l) are obtained; step 2, obtaining initial slot bias d of the waveguide slot array according to the array weighted voltage U and the characteristic equations F (g, d) and F (d, l) of the step 1 0 Length of seam l 0 The method comprises the steps of carrying out a first treatment on the surface of the Step 3 the stitch bias d obtained in the step 2 0 Length of seam l 0 Establishing a waveguide gap array model, performing simulation analysis by adopting HFSS software, extracting each gap voltage, and obtaining array gap voltage distribution U 1 array Pattern performance; step 4 array U 1 array Comparing with U, selecting a gap to be modified, and obtaining a new gap deviation d according to the characteristic equations F (g, d) and F (d, l) in the step 1 1 Length of seam l 1 Recalculating the array model; and 5, repeating the step 3 and the step 4 until the performance of the obtained array pattern meets the design requirement.
Description
Technical Field
The invention belongs to the technical field of antennas, and particularly relates to a low-sidelobe waveguide slit antenna design method.
Background
In modern sea warfare, the warfare command system should have the characteristics of quick response capability, internetworking, serialization, modularization and the like, and higher requirements are put forward on antenna systems of carrier-borne radar equipment and communication equipment. With the development of electronic information technology, the electromagnetic environment of the battle sea area is more and more complex, and the threat of electronic interference is more and more serious. The competition of the two parties for the electromagnetic control right can lead to the failure of the normal work of the radio electronic equipment, communication command failure, radar blind, electronic guidance control loss and the like. With the development of technology, the ship-based radar system is required to have stronger capabilities of resisting electronic interference, anti-radiation missile, radar detection and low-altitude and ultra-low-altitude striking of high-speed anti-ship missile.
An antenna array antenna is one of effective means for solving the above-described problems. In order to effectively combat targets and improve the anti-interference capability of the radar, low or ultra-low side lobe arrays are required for the radar antenna. Very low sidelobe antennas have become an important component of high performance electronic systems. In particular, a radar, which works effectively in environments with severe ground objects and electronic interference, must employ antennas with as low side lobes as possible. Low or ultra low sidelobe array antennas are a common requirement of modern radars and one of the key technologies that are urgently needed to be solved.
For the traditional waveguide slot antenna, three design formulas of the Eliott are mainly adopted for low-side lobe design at present, but the Eliott design formulas are extremely easy to have the conditions of low solving efficiency and low solving success rate, and a simpler and quicker traditional waveguide slot antenna low-side lobe design method needs to be sought.
Disclosure of Invention
Aiming at the problems, the invention provides a waveguide slit antenna low side lobe design method based on slit voltage extraction, which is used for carrying out simulation extraction on waveguide slit voltage values, accurately analyzing the voltage characteristics of each radiation slit, realizing accurate control of weight distribution and realizing low side lobe waveguide antenna design.
The technical scheme of the invention is as follows:
a waveguide slot antenna low side lobe design method based on slot voltage extraction is characterized by comprising the following steps:
step 1, establishing a single-slit waveguide slit model, extracting slit parameters and performing curve fitting through simulation analysis to obtain single-slit characteristic equations F (g, d) and F (d, l), wherein g represents single-slit resonance admittance, d represents single-slit bias, and l represents single-slit length;
step 2, obtaining initial slot bias d of the waveguide slot array according to the array weighted voltage U and the characteristic equations F (g, d) and F (d, l) in the step 1 0 Length of seam l 0 ;
Step 3, the seam offset d is obtained according to the step 2 0 Length of seam l 0 Establishing a waveguide gap array model, performing simulation analysis by adopting HFSS software, extracting each gap voltage, and obtaining array gap voltage distribution U 1 array Pattern performance;
step 4, array U 1 array Comparing with U, selecting a gap to be modified, and obtaining a new gap deviation d according to the characteristic equations F (g, d) and F (d, l) in the step 1 1 Length of seam l 1 Recalculating the array model;
and 5, repeating the step 3 and the step 4 until the performance of the obtained array pattern meets the design requirement.
Further, the single slot waveguide crack model in step 1 is obtained through an automatic modeling program, a single slot model VBS script file is established through MATLAB, and an HFSS software script interface is utilized for calling.
Further, the slit parameters in the step 1 are extracted, parameters of a single slit waveguide slit model are automatically derived through MATLAB control HFSS software, planning processing is carried out by using MATLAB, useful information is extracted, and a slit admittance matrix G, a slit bias matrix D and a slit length matrix L in a resonance state are obtained; the parameter fitting is realized through MATLAB, 4-order curve fitting is carried out on an admittance matrix G and a seam deflection matrix D to obtain a characteristic equation F (G, D), 4-order curve fitting is carried out on a seam deflection matrix D and a seam length matrix L to obtain a characteristic equation F (D, L), and therefore a mathematical relationship among single seam admittance G, seam deflection D and seam length L is established.
Further, the array weighted voltage U in step 2 is obtained according to the actual design requirement.
Further, the array weighted voltage U is obtained by adopting a Taylor weighting or Chebyshev weighting method.
Further, the initial slot bias d of the waveguide slot array in the step 2 0 Length of seam l 0 Obtained by the following method:
1) And (3) calculating the power distribution value of the single radiation waveguide:
namely the distribution value of the power of the feed slot of the feed waveguide;
2) Calculating the power distribution value of each radiation slit:
wherein:
n-is the number of radiation slits on the radiation waveguide;
m-is the number of waveguides;
f ij -corresponding function value for weighted voltage U
3) The power distribution value P of each radiation slit ij I.e. the resonance admittance g of each slot ij The initial seam offset d can be obtained through the characteristic equations F (g, d) and F (d, l) in the step 1 0 Length of seam l 0 。
Further, in step 3, the waveguide slot array model is obtained through an automated modeling program, an array model VBS script file is built through MATLAB, and an HFSS software script interface is used for calling.
Further, the array slit voltage distribution U in step 3 1 array Obtained by line integration of the slot center in HFSS simulation software.
Further, the seam bias d in the step 4 1 Length of seam l 1 The acquisition process is as follows:
1) By comparison of U 1 array Selecting a gap position which deviates greatly from the weighted array U from U;
2) Adjusting the selected gap according to the change rule of the characteristic equation F (g, d), namely if U 1 array If the intermediate value is too large relative to U, the power of the original radiation slit is distributed to a value P ij And (3) reducing the size, and recalculating the seam offset and the seam length by using the method in the step (3).
The invention can simulate and extract the voltage value of the waveguide slot, accurately analyze the voltage characteristic of each radiation slot, realize the accurate control of weight distribution and realize the design of the low-sidelobe waveguide antenna.
Drawings
FIG. 1 is a flow chart of the design method of the invention.
Detailed Description
The technical scheme of the invention is further explained and illustrated in detail below with reference to the accompanying drawings.
A low side lobe design method of a waveguide slot antenna based on slot voltage extraction, which can process different forms of waveguide slot antennas, as shown in fig. 1, and comprises the following steps:
step 1, establishing a single-slot waveguide crack model, and performing slot parameter extraction and curve fitting through simulation analysis to obtain single-slot characteristic equations F (g, d) and F (d, l); where g represents the single-slit resonance admittance, d represents the single-slit bias, and l represents the single-slit length.
The single slot waveguide crack model is obtained through an automatic modeling program, a single slot model VBS script file is established through MATLAB, and an HFSS software script interface is utilized for calling;
the slit parameter extraction automatically derives an S11 parameter of a single slit waveguide slit model through MATLAB operation HFSS software, and performs planning processing by using MATLAB to extract useful information, so as to obtain a slit admittance matrix G, a slit bias matrix D and a slit length matrix L in a resonance state;
the parameter fitting is realized through MATLAB, 4-order curve fitting is carried out on an admittance matrix G and a seam deflection matrix D to obtain a characteristic equation F (G, D), 4-order curve fitting is carried out on a seam deflection matrix D and a seam length matrix L to obtain a characteristic equation F (D, L), and therefore a mathematical relationship among single seam admittance G, seam deflection D and seam length L is established.
Step 2, obtaining initial slot bias d of the waveguide slot array according to the array weighted voltage U and the characteristic equations F (g, d) and F (d, l) in the step 1 0 Length of seam l 0 。
The array weighted voltage U is obtained according to actual design requirements and is obtained by adopting any weighting method such as Taylor weighting, chebyshev weighting and the like.
The initial slot bias d of the waveguide slot array 0 Length of seam l 0 Obtained by the following method:
1) And (3) calculating the power distribution value of the single radiation waveguide:
i.e. the slot power splitting value of the feed waveguide.
2) Calculating the power distribution value of each radiation slit:
wherein:
n-is the number of slots on the radiation waveguide.
m-is the number of waveguides.
f ij -corresponding function value for weighted voltage U
3) The power distribution value P of each radiation slit ij I.e. the resonance admittance g of each slot ij The initial seam offset d can be obtained through the characteristic equations F (g, d) and F (d, l) in the step 1 0 Length of seam l 0 。
Step 3, the seam offset d is obtained according to the step 2 0 Length of seam l 0 Establishing a waveguide gap array model, performing simulation analysis by adopting HFSS software, extracting each gap voltage, and obtaining array gap voltage distribution U 1 array Pattern performance.
The waveguide gap array model is obtained through an automatic modeling program, an array model VBS script file is established through MATLAB, and an HFSS software script interface is utilized for calling;
the array slit voltage distribution U 1 array Obtained by line integration of the slot center in HFSS simulation software.
Step 4, array U 1 array Comparing with U, selecting a gap to be modified, and obtaining a new gap deviation d according to the characteristic equations F (g, d) and F (d, l) in the step 1 1 Length of seam l 1 The array model is recalculated.
The seam is deviated d 1 Length of seam l 1 The acquisition process is as follows:
2) By comparison of U 1 array Selecting a gap position which deviates greatly from the weighted array U from U;
2) Adjusting the selected gap according to the change rule of the characteristic equation F (g, d), namely if U 1 array If the intermediate value is too large relative to U, the power of the original radiation slit is distributed to a value P ij And (3) reducing the size, and recalculating the seam offset and the seam length by using the method in the step (3).
And 5, repeating the step 3 and the step 4 until the performance of the obtained array pattern meets the design requirement.
Claims (8)
1. A waveguide slot antenna low side lobe design method based on slot voltage extraction is characterized by comprising the following steps:
step 1, establishing a single-slit waveguide slit model, extracting slit parameters and performing curve fitting through simulation analysis to obtain single-slit characteristic equations F (g, d) and F (d, l), wherein g represents single-slit resonance admittance, d represents single-slit bias, and l represents single-slit length;
step 2, obtaining initial slot bias d of the waveguide slot array according to the array weighted voltage U and the characteristic equations F (g, d) and F (d, l) in the step 1 0 Length of seam l 0 ;
Step 3, the seam offset d is obtained according to the step 2 0 Length of seam l 0 Establishing a waveguide gap array model, performing simulation analysis by adopting HFSS software, extracting each gap voltage, and obtaining array gap voltage distribution U 1 array Pattern performance;
step 4, array U 1 array Comparing with U, selecting a gap to be modified, and obtaining a new gap deviation d according to the characteristic equations F (g, d) and F (d, l) in the step 1 1 Length of seam l 1 Recalculating the array model;
the seam is deviated d 1 Length of seam l 1 The acquisition process is as follows:
1) By comparison of U 1 array And the U-shaped part is connected with the U,selecting a gap position which deviates greatly from the weighting array U;
2) Adjusting the selected gap according to the change rule of the characteristic equation F (g, d), namely if U 1 array If the intermediate value is too large relative to U, the power of the original radiation slit is distributed to a value P ij Reducing, and recalculating the seam offset and the seam length by using the method in the step 3;
and 5, repeating the step 3 and the step 4 until the performance of the obtained array pattern meets the design requirement.
2. The method for designing the low side lobe of the waveguide slot antenna based on slot voltage extraction as claimed in claim 1, wherein the single slot waveguide slot model in step 1 is obtained through an automatic modeling program, a single slot model VBS script file is built through MATLAB, and an HFSS software script interface is used for calling.
3. The method for designing the low side lobe of the waveguide slot antenna based on slot voltage extraction as claimed in claim 1, wherein the slot parameter extraction in the step 1 automatically derives single slot waveguide slot model parameters through MATLAB operation HFSS software, and performs planning processing by using MATLAB to extract useful information to obtain a slot admittance matrix G, a slot deflection matrix D and a slot length matrix L in a resonance state; the parameter fitting is realized through MATLAB, 4-order curve fitting is carried out on an admittance matrix G and a seam deflection matrix D to obtain a characteristic equation F (G, D), 4-order curve fitting is carried out on a seam deflection matrix D and a seam length matrix L to obtain a characteristic equation F (D, L), and therefore a mathematical relationship among single seam admittance G, seam deflection D and seam length L is established.
4. The method for designing a low side lobe of a waveguide slot antenna based on slot voltage extraction as claimed in claim 1, wherein the array weighted voltage U in step 2 is obtained according to actual design requirements.
5. The method for designing a low side lobe of a waveguide slot antenna based on slot voltage extraction as claimed in claim 4, wherein the array weighted voltage U is obtained by Taylor weighting or Chebyshev weighting.
6. The method for designing a low side lobe of a waveguide slot antenna based on slot voltage extraction as claimed in claim 1, wherein the initial slot bias d of the waveguide slot array in step 2 0 Length of seam l 0 Obtained by the following method:
1) And (3) calculating the power distribution value of the single radiation waveguide:
namely the distribution value of the power of the feed slot of the feed waveguide;
2) Calculating the power distribution value of each radiation slit:
wherein:
n-is the number of radiation slits on the radiation waveguide;
m-is the number of waveguides;
f ij -corresponding function value for weighted voltage U
3) The power distribution value P of each radiation slit ij I.e. the resonance admittance g of each slot ij The initial seam offset d can be obtained through the characteristic equations F (g, d) and F (d, l) in the step 1 0 Length of seam l 0 。
7. The method for designing the low side lobe of the waveguide slot antenna based on slot voltage extraction according to claim 1, wherein the waveguide slot array model in the step 3 is obtained through an automatic modeling program, an array model VBS script file is built through MATLAB, and the HFSS software script interface is used for calling.
8. A slot voltage extraction based waveguide slot antenna as claimed in claim 1The low side lobe design method is characterized in that the array gap voltage distribution U in the step 3 1 array Obtained by line integration of the slot center in HFSS simulation software.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201811451738.4A CN111274661B (en) | 2018-11-30 | 2018-11-30 | Waveguide slot antenna low side lobe design method based on slot voltage extraction |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201811451738.4A CN111274661B (en) | 2018-11-30 | 2018-11-30 | Waveguide slot antenna low side lobe design method based on slot voltage extraction |
Publications (2)
Publication Number | Publication Date |
---|---|
CN111274661A CN111274661A (en) | 2020-06-12 |
CN111274661B true CN111274661B (en) | 2023-10-13 |
Family
ID=70999915
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201811451738.4A Active CN111274661B (en) | 2018-11-30 | 2018-11-30 | Waveguide slot antenna low side lobe design method based on slot voltage extraction |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN111274661B (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN114861347A (en) * | 2022-04-21 | 2022-08-05 | 中国电子科技集团公司第三十八研究所 | Waveguide slot antenna design method and system |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101814659A (en) * | 2009-11-20 | 2010-08-25 | 天津工程师范学院 | Triangular slotted waveguide array antenna |
CN103412970A (en) * | 2013-05-26 | 2013-11-27 | 中国电子科技集团公司第十研究所 | Method for optimizing ridge waveguide slot array antenna pattern |
CN107918696A (en) * | 2017-10-20 | 2018-04-17 | 西安电子科技大学 | The multi- scenarios method analysis method and computer program of phased array antenna |
CN107994323A (en) * | 2017-11-27 | 2018-05-04 | 上海航天测控通信研究所 | A kind of method and its device for designing slotted waveguide antenna |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100986549B1 (en) * | 2008-10-13 | 2010-10-07 | 현대자동차주식회사 | Method for design glass antenna |
US9019164B2 (en) * | 2011-09-12 | 2015-04-28 | Andrew Llc | Low sidelobe reflector antenna with shield |
-
2018
- 2018-11-30 CN CN201811451738.4A patent/CN111274661B/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101814659A (en) * | 2009-11-20 | 2010-08-25 | 天津工程师范学院 | Triangular slotted waveguide array antenna |
CN103412970A (en) * | 2013-05-26 | 2013-11-27 | 中国电子科技集团公司第十研究所 | Method for optimizing ridge waveguide slot array antenna pattern |
CN107918696A (en) * | 2017-10-20 | 2018-04-17 | 西安电子科技大学 | The multi- scenarios method analysis method and computer program of phased array antenna |
CN107994323A (en) * | 2017-11-27 | 2018-05-04 | 上海航天测控通信研究所 | A kind of method and its device for designing slotted waveguide antenna |
Non-Patent Citations (4)
Title |
---|
曹顺锋 ; 焦永昌 ; .新型快速波导缝隙天线设计方法.微波学报.2016,(第03期),全文. * |
李世超 ; 侯培培 ; 屈俭 ; 郝丛静 ; 贾渠 ; 李刚 ; 李超 ; .基于波导缝隙阵列的新型太赫兹频率扫描天线.雷达学报.2018,(第01期),全文. * |
杨彦炯 ; .K波段低副瓣波导缝隙驻波阵设计.现代导航.2018,(第04期),全文. * |
马春娥 ; 稂华清 ; 陈智慧 ; .宽带低副瓣单脊波导裂缝阵天线设计.微波学报.2010,(第S1期),全文. * |
Also Published As
Publication number | Publication date |
---|---|
CN111274661A (en) | 2020-06-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN110824415B (en) | Sparse direction-of-arrival angle estimation method based on multiple-sending and multiple-receiving array | |
CN107069230B (en) | Antenna structure and design method | |
CN106407723B (en) | The determination method of sparse arrangement array antenna exciting current amplitude towards Sidelobe | |
CN105372648B (en) | A kind of angle searching method based on multibeam signals | |
CN110954872A (en) | Multi-layer perceptron MLP-based phased array radar working mode identification method | |
CN108984985B (en) | Antenna structure design method based on neural network | |
CN110059422B (en) | Electromagnetic scattering characteristic simulation method for frequency selective surface curved surface radome | |
CN111274661B (en) | Waveguide slot antenna low side lobe design method based on slot voltage extraction | |
CN206441875U (en) | A kind of antenna structure | |
CN106093877A (en) | Orthogonal wide main lobe phase coding signal and mismatched filter combined optimization method | |
CN107729627A (en) | The unit fast selecting method of chance array antenna | |
CN108535704B (en) | Signal pre-sorting method based on self-adaptive two-dimensional clustering | |
US10193237B1 (en) | Multi-fin flared radiator | |
Gangopadhyaya et al. | Design optimization of microstrip fed rectangular microstrip antenna using differential evolution algorithm | |
Al-Azza et al. | Spider monkey optimization (SMO): a novel optimization technique in electromagnetics | |
CN113126021B (en) | Single-snapshot two-dimensional DOA estimation method based on three parallel linear arrays | |
CN117473882B (en) | Antenna array adjustment method and system based on multi-algorithm fusion | |
Florence et al. | Array design with accelerated particle swarm optimization | |
Archer et al. | High frequency magnetic field direction finding using MGL-SSA B-dot sensors | |
CN104569967A (en) | 8 mm one-dimensional phase scanning system cruise radar | |
Chen et al. | Machine-learning Assisted Synthesis for Series-Fed Microstrip Array | |
CN113656747B (en) | Array self-adaptive wave beam forming method under multiple expected signals based on branch delimitation | |
Singh et al. | Design of E-shaped Microstrip Antenna And Parameters estimation using ANN–A review | |
Fawad et al. | Effects of Microstrip Array Failures in a Smart Antenna System for 5G Mobile Communication | |
Saputera et al. | Gain Increase Modification Collinear Dipole Antennas for Secondary Surveillance Radar |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |