CN111274661A - Waveguide slot antenna low sidelobe design method based on slot voltage extraction - Google Patents
Waveguide slot antenna low sidelobe design method based on slot voltage extraction Download PDFInfo
- Publication number
- CN111274661A CN111274661A CN201811451738.4A CN201811451738A CN111274661A CN 111274661 A CN111274661 A CN 111274661A CN 201811451738 A CN201811451738 A CN 201811451738A CN 111274661 A CN111274661 A CN 111274661A
- Authority
- CN
- China
- Prior art keywords
- slot
- array
- waveguide
- gap
- voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01Q—ANTENNAS, i.e. RADIO AERIALS
- H01Q13/00—Waveguide horns or mouths; Slot antennas; Leaky-waveguide antennas; Equivalent structures causing radiation along the transmission path of a guided wave
- H01Q13/10—Resonant slot antennas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01Q—ANTENNAS, i.e. RADIO AERIALS
- H01Q21/00—Antenna arrays or systems
- H01Q21/0087—Apparatus or processes specially adapted for manufacturing antenna arrays
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01Q—ANTENNAS, i.e. RADIO AERIALS
- H01Q21/00—Antenna arrays or systems
- H01Q21/29—Combinations of different interacting antenna units for giving a desired directional characteristic
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E60/00—Enabling technologies; Technologies with a potential or indirect contribution to GHG emissions mitigation
Abstract
A low sidelobe design method of a waveguide slot antenna based on slot voltage extraction comprises the following steps: step 1, establishing a single-slit waveguide slit model, and performing slit parameter extraction and curve fitting through simulation analysis to obtain single-slit characteristic equations F (g, d) and F (d, l); step 2, obtaining initial gap deviation d of the waveguide crack array according to the array weighting voltage U and characteristic equations F (g, d) and F (d, l) in step 10Length of the slot l0(ii) a Step 3 seam deviation d obtained according to step 20Length of the slot l0Establishing a waveguide gap array model, performing simulation analysis by using HFSS software, extracting each gap voltage, and obtaining array gap voltage distribution U1 arrayAnd directional diagram performance; step by stepStep 4 array U1 arrayComparing and analyzing with U, selecting the gap to be modified, and obtaining new gap deviation d according to characteristic equations F (g, d) and F (d, l) in step 11Length of the slot l1Recalculating the array model; and 5, repeating the step 3 and the step 4 until the performance of the obtained array directional diagram meets the design requirement.
Description
Technical Field
The invention belongs to the technical field of antennas, and particularly relates to a low sidelobe waveguide slot antenna design method.
Background
In modern sea wars, a fleet combat command system has the characteristics of quick response capability, internetworking, serialization, modularization and the like, and higher requirements are provided for antenna systems of ship-based radar equipment and communication equipment. With the development of electronic information technology, the electromagnetic environment of the battle sea area is more and more complex, and the threat of electronic interference is more and more serious. The competition of the two parties for the electromagnetic control right can cause that the radio electronic equipment cannot work normally, communication command fails, radar blindness is caused, electronic guidance is out of control, and the like. With the development of the technology, the ship-based radar system is required to have stronger capabilities of resisting electronic interference, resisting anti-radiation missiles, resisting radar detection and resisting low-altitude and ultra-low-altitude attack of high-speed anti-ship missiles.
An antenna array antenna is one of effective means for solving the above problems. In order to effectively resist targets and improve the anti-interference capability of the radar, the requirements of low or ultra-low side lobe arrays are provided for the radar antenna. At present, the extremely low side lobe antenna becomes an important component of a high-performance electronic system. In particular, radars, operate effectively in environments with severe clutter and electronic interference, and antennas with as low a sidelobe as possible must be used. The low or ultra-low side lobe array antenna is a common requirement of modern radars and is one of key technologies which need to be solved urgently.
For the traditional waveguide slot antenna, at present, three design formulas of the ericott are mainly adopted for low-side lobe design, but the ericott design formula is easy to cause the conditions of low solving efficiency and low solving success rate, and a simpler and quicker low-side lobe design method of the traditional waveguide slot antenna needs to be found.
Disclosure of Invention
Aiming at the problems, the invention provides a low sidelobe design method of a waveguide slot antenna based on slot voltage extraction, which is used for carrying out simulation extraction on a waveguide slot voltage value, accurately analyzing the voltage characteristics of each radiation slot, realizing accurate control of weight distribution and realizing low sidelobe waveguide antenna design.
The technical scheme of the invention is as follows:
a waveguide slot antenna low sidelobe design method based on slot voltage extraction is characterized by comprising the following steps:
step 1, establishing a single-slit waveguide slit model, and performing slit parameter extraction and curve fitting through simulation analysis to obtain single-slit characteristic equations F (g, d) and F (d, l), wherein g represents single-slit resonance admittance, d represents single-slit deviation, and l represents single-slit length;
step 2, obtaining initial slot deviation d of the waveguide slot array according to the array weighting voltage U and characteristic equations F (g, d) and F (d, l) in the step 10Length of the slot l0;
Step 3, the seam deviation d obtained according to the step 20Length of the slot l0Establishing a waveguide gap array model, performing simulation analysis by using HFSS software, extracting each gap voltage, and obtaining array gap voltage distribution U1 arrayAnd directional diagram performance;
step 4, array U1 arrayComparing and analyzing with U, selecting the gap to be modified, and obtaining new gap deviation d according to characteristic equations F (g, d) and F (d, l) in step 11Length of the slot l1Recalculating the array model;
and 5, repeating the step 3 and the step 4 until the performance of the obtained array directional diagram meets the design requirement.
Further, the single-slit waveguide crack model in the step 1 is obtained through an automatic modeling program, a VBS script file of the single-slit model is established through MATLAB, and the VBS script file is called through an HFSS software script interface.
Further, the gap parameter extraction in the step 1 is to automatically derive single-gap waveguide gap model parameters through MATLAB control of HFSS software, perform planning processing by using MATLAB, extract useful information, and obtain a gap admittance matrix G, a gap offset matrix D and a gap length matrix L in a resonance state; the parameter fitting is realized through MATLAB, 4-order curve fitting is carried out on the admittance matrix G and the seam deviation matrix D to obtain a characteristic equation F (G, D), 4-order curve fitting is carried out on the seam deviation matrix D and the seam length matrix L to obtain a characteristic equation F (D, L), and therefore the mathematical relation among the single seam admittance G, the seam deviation D and the seam length L is established.
Further, the array weighting voltage U in step 2 is obtained according to actual design requirements.
Further, the array weighting voltage U is obtained by adopting a Taylor weighting method or a Chebyshev weighting method.
Further, the waveguide split array in step 2 has an initial split offset d0Length of the slot l0Obtained by the following method:
1) calculating the power distribution value of the single radiation waveguide:
namely the power distribution value of the feed slot of the feed waveguide;
2) calculating the power distribution value of each radiation slit:
in the formula:
n-is the number of radiation slots on the radiation waveguide;
m-is the number of waveguides;
fij-corresponding function values for the weighting voltage U
3) Power distribution value P of each radiation gapijI.e. the resonant admittance g of each slotijObtaining the initial seam deviation d through the characteristic equations F (g, d) and F (d, l) in the step 10Length of the slot l0。
Further, the waveguide slot array model in step 3 is obtained through an automated modeling program, a VBS script file of the array model is established through MATLAB, and the VBS script file is called through an HFSS software script interface.
Further, the array slit voltage distribution U in step 31 arrayObtained by line integrating the slot center in HFSS simulation software.
Further, the seam offset d in step 41Length of the slot l1The obtaining process is as follows:
1) by comparing U1 arraySelecting a gap position which deviates from the weighting array U by a large distance from the weighting array U;
2) adjusting the selected gap according to the change rule of the characteristic equation F (g, d), namely if U1 arrayMiddle valueIf the value is too large relative to U, the power distribution value P of the original radiation gap is calculatedijAnd (4) adjusting the size to be small, and recalculating the seam deviation and the seam length by using the method in the step 3.
The method can simulate and extract the voltage value of the waveguide slot, accurately analyze the voltage characteristic of each radiation slot, realize accurate control of weight distribution and realize the design of the low sidelobe waveguide antenna.
Drawings
FIG. 1 is a block diagram of the design process of the present invention.
Detailed Description
The technical solution of the present invention will be further explained and explained in detail with reference to the accompanying drawings.
A method for designing a low sidelobe of a waveguide slot antenna based on slot voltage extraction can process different forms of waveguide slot antennas, as shown in FIG. 1, and comprises the following steps:
step 1, establishing a single-slit waveguide slit model, and performing slit parameter extraction and curve fitting through simulation analysis to obtain single-slit characteristic equations F (g, d) and F (d, l); wherein g represents single slit resonance admittance, d represents single slit deviation, and l represents single slit length.
The single-slit waveguide slit model is obtained through an automatic modeling program, a VBS script file of the single-slit model is established through MATLAB, and an HFSS software script interface is used for calling;
the gap parameter extraction is realized by automatically deriving an S11 parameter of a single-gap waveguide gap model through MATLAB control HFSS software, planning is carried out by using MATLAB, useful information is extracted, and a gap admittance matrix G, a gap offset matrix D and a gap length matrix L in a resonance state are obtained;
the parameter fitting is realized through MATLAB, 4-order curve fitting is carried out on the admittance matrix G and the seam deviation matrix D to obtain a characteristic equation F (G, D), 4-order curve fitting is carried out on the seam deviation matrix D and the seam length matrix L to obtain a characteristic equation F (D, L), and therefore the mathematical relation among the single seam admittance G, the seam deviation D and the seam length L is established.
Step 2, obtaining the waveguide crack array according to the array weighting voltage U and the characteristic equations F (g, d) and F (d, l) in the step 1Initial seam deviation d0Length of the slot l0。
The array weighting voltage U is obtained according to actual design requirements and is obtained by adopting any weighting methods such as Taylor weighting, Chebyshev weighting and the like.
The initial slot offset d of the waveguide slot array0Length of the slot l0Obtained by the following method:
1) calculating the power distribution value of the single radiation waveguide:
i.e. the feed slot power division value of the feed waveguide.
2) Calculating the power distribution value of each radiation slit:
in the formula:
n-is the number of radiation slots on the radiation waveguide.
m-is the number of waveguides.
fij-corresponding function values for the weighting voltage U
3) Power distribution value P of each radiation gapijI.e. the resonant admittance g of each slotijObtaining the initial seam deviation d through the characteristic equations F (g, d) and F (d, l) in the step 10Length of the slot l0。
Step 3, the seam deviation d obtained according to the step 20Length of the slot l0Establishing a waveguide gap array model, performing simulation analysis by using HFSS software, extracting each gap voltage, and obtaining array gap voltage distribution U1 arrayAnd pattern performance.
The waveguide slot array model is obtained through an automatic modeling program, a VBS script file of the array model is established through MATLAB, and an HFSS software script interface is used for calling;
the array gap voltage distribution U1 arrayBy centering the slot in HFSS simulation softwareAnd obtaining row line integration.
Step 4, array U1 arrayComparing and analyzing with U, selecting the gap to be modified, and obtaining new gap deviation d according to characteristic equations F (g, d) and F (d, l) in step 11Length of the slot l1And recalculating the array model.
The seam is deviated d1Length of the slot l1The obtaining process is as follows:
2) by comparing U1 arraySelecting a gap position which deviates from the weighting array U by a large distance from the weighting array U;
2) adjusting the selected gap according to the change rule of the characteristic equation F (g, d), namely if U1 arrayIf the median value is too large relative to U, the power distribution value P of the original radiation gap is determinedijAnd (4) adjusting the size to be small, and recalculating the seam deviation and the seam length by using the method in the step 3.
And 5, repeating the step 3 and the step 4 until the performance of the obtained array directional diagram meets the design requirement.
Claims (9)
1. A waveguide slot antenna low sidelobe design method based on slot voltage extraction is characterized by comprising the following steps:
step 1, establishing a single-slit waveguide slit model, and performing slit parameter extraction and curve fitting through simulation analysis to obtain single-slit characteristic equations F (g, d) and F (d, l), wherein g represents single-slit resonance admittance, d represents single-slit deviation, and l represents single-slit length;
step 2, obtaining initial slot deviation d of the waveguide slot array according to the array weighting voltage U and characteristic equations F (g, d) and F (d, l) in the step 10Length of the slot l0;
Step 3, the seam deviation d obtained according to the step 20Length of the slot l0Establishing a waveguide gap array model, performing simulation analysis by using HFSS software, extracting each gap voltage, and obtaining array gap voltage distribution U1 arrayAnd directional diagram performance;
step 4, array U1 arrayComparing and analyzing with U, selecting the gap to be modified according to the characteristics in step 1Equation of properties F (g, d) and F (d, l), to obtain a new seam offset d1Length of the slot l1Recalculating the array model;
and 5, repeating the step 3 and the step 4 until the performance of the obtained array directional diagram meets the design requirement.
2. The method according to claim 1, wherein the single-slot waveguide slot model in step 1 is obtained by an automated modeling program, a VBS script file of the single-slot model is created by MATLAB, and the VBS script file is called by using an HFSS software script interface.
3. The waveguide slot antenna low sidelobe design method based on slot voltage extraction as claimed in claim 1, wherein the slot parameter extraction in step 1 is to automatically derive single slot waveguide slot model parameters through MATLAB manipulation HFSS software, and to perform planning processing by using MATLAB to extract useful information to obtain a slot admittance matrix G, a slot offset matrix D and a slot length matrix L in a resonance state; the parameter fitting is realized through MATLAB, 4-order curve fitting is carried out on the admittance matrix G and the seam deviation matrix D to obtain a characteristic equation F (G, D), 4-order curve fitting is carried out on the seam deviation matrix D and the seam length matrix L to obtain a characteristic equation F (D, L), and therefore the mathematical relation among the single seam admittance G, the seam deviation D and the seam length L is established.
4. The method for designing the waveguide slot antenna low side lobe based on the slot voltage extraction as claimed in claim 1, wherein the array weighting voltage U in step 2 is obtained according to actual design requirements.
5. The method as claimed in claim 4, wherein the array weighting voltage U is obtained by Taylor weighting or Chebyshev weighting.
6. Waveguide slot antenna based on slot voltage extraction as claimed in claim 1The low side lobe design method is characterized in that the initial slot offset d of the waveguide slot array in the step 20Length of the slot l0Obtained by the following method:
1) calculating the power distribution value of the single radiation waveguide:
namely the power distribution value of the feed slot of the feed waveguide;
2) calculating the power distribution value of each radiation slit:
in the formula:
n-is the number of radiation slots on the radiation waveguide;
m-is the number of waveguides;
fij-corresponding function values for the weighting voltage U
3) Power distribution value P of each radiation gapijI.e. the resonant admittance g of each slotijObtaining the initial seam deviation d through the characteristic equations F (g, d) and F (d, l) in the step 10Length of the slot l0。
7. The waveguide slot antenna low sidelobe design method based on slot voltage extraction as claimed in claim 1, wherein in step 3, the waveguide slot array model is obtained through an automatic modeling program, and a VBS script file of the array model is established through MATLAB and called through an HFSS software script interface.
8. The method as claimed in claim 1, wherein the array slot voltage distribution U in step 3 is used for designing the low sidelobe of the waveguide slot antenna based on slot voltage extraction1 arrayObtained by line integrating the slot center in HFSS simulation software.
9. The method of claim 1A waveguide slot antenna low sidelobe design method based on slot voltage extraction is characterized in that in step 4, the slot is deviated by d1Length of the slot l1The obtaining process is as follows:
1) by comparing U1 arraySelecting a gap position which deviates from the weighting array U by a large distance from the weighting array U;
2) adjusting the selected gap according to the change rule of the characteristic equation F (g, d), namely if U1 arrayIf the median value is too large relative to U, the power distribution value P of the original radiation gap is determinedijAnd (4) adjusting the size to be small, and recalculating the seam deviation and the seam length by using the method in the step 3.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201811451738.4A CN111274661B (en) | 2018-11-30 | 2018-11-30 | Waveguide slot antenna low side lobe design method based on slot voltage extraction |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201811451738.4A CN111274661B (en) | 2018-11-30 | 2018-11-30 | Waveguide slot antenna low side lobe design method based on slot voltage extraction |
Publications (2)
Publication Number | Publication Date |
---|---|
CN111274661A true CN111274661A (en) | 2020-06-12 |
CN111274661B CN111274661B (en) | 2023-10-13 |
Family
ID=70999915
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201811451738.4A Active CN111274661B (en) | 2018-11-30 | 2018-11-30 | Waveguide slot antenna low side lobe design method based on slot voltage extraction |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN111274661B (en) |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100094445A1 (en) * | 2008-10-13 | 2010-04-15 | Hyundai Motor Company | Method for designing glass antenna |
CN101814659A (en) * | 2009-11-20 | 2010-08-25 | 天津工程师范学院 | Triangular slotted waveguide array antenna |
US20130300621A1 (en) * | 2011-09-12 | 2013-11-14 | Andrew Llc | Low sidelobe reflector antenna with shield |
CN103412970A (en) * | 2013-05-26 | 2013-11-27 | 中国电子科技集团公司第十研究所 | Method for optimizing ridge waveguide slot array antenna pattern |
CN107918696A (en) * | 2017-10-20 | 2018-04-17 | 西安电子科技大学 | The multi- scenarios method analysis method and computer program of phased array antenna |
CN107994323A (en) * | 2017-11-27 | 2018-05-04 | 上海航天测控通信研究所 | A kind of method and its device for designing slotted waveguide antenna |
-
2018
- 2018-11-30 CN CN201811451738.4A patent/CN111274661B/en active Active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100094445A1 (en) * | 2008-10-13 | 2010-04-15 | Hyundai Motor Company | Method for designing glass antenna |
CN101814659A (en) * | 2009-11-20 | 2010-08-25 | 天津工程师范学院 | Triangular slotted waveguide array antenna |
US20130300621A1 (en) * | 2011-09-12 | 2013-11-14 | Andrew Llc | Low sidelobe reflector antenna with shield |
CN103412970A (en) * | 2013-05-26 | 2013-11-27 | 中国电子科技集团公司第十研究所 | Method for optimizing ridge waveguide slot array antenna pattern |
CN107918696A (en) * | 2017-10-20 | 2018-04-17 | 西安电子科技大学 | The multi- scenarios method analysis method and computer program of phased array antenna |
CN107994323A (en) * | 2017-11-27 | 2018-05-04 | 上海航天测控通信研究所 | A kind of method and its device for designing slotted waveguide antenna |
Non-Patent Citations (4)
Title |
---|
曹顺锋;焦永昌;: "新型快速波导缝隙天线设计方法" * |
李世超;侯培培;屈俭;郝丛静;贾渠;李刚;李超;: "基于波导缝隙阵列的新型太赫兹频率扫描天线" * |
杨彦炯;: "K波段低副瓣波导缝隙驻波阵设计" * |
马春娥;稂华清;陈智慧;: "宽带低副瓣单脊波导裂缝阵天线设计" * |
Also Published As
Publication number | Publication date |
---|---|
CN111274661B (en) | 2023-10-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN110162847B (en) | Machine learning auxiliary antenna design method based on feature adding strategy | |
CN102708257B (en) | Method for fast determining tolerance of active phased array antenna structure | |
CN110059422B (en) | Electromagnetic scattering characteristic simulation method for frequency selective surface curved surface radome | |
CN110954872A (en) | Multi-layer perceptron MLP-based phased array radar working mode identification method | |
CN109828245A (en) | Determination method, apparatus, computer equipment and the storage medium of radar chaff strategy | |
CN107679336B (en) | Reflecting surface antenna surface random error analysis method based on second order approximation formula | |
CN105224743B (en) | A kind of antenna arrangement optimization on full frequency band based on particle cluster algorithm | |
CN111856416B (en) | Ship radar wave stealth characteristic simulation evaluation method and device based on missile tracking | |
CN104535972A (en) | Coherent transferring type jamming inhibition method for airborne radar | |
CN107729627A (en) | The unit fast selecting method of chance array antenna | |
CN109284551B (en) | Ultrahigh frequency RFID antenna gain modeling method based on neural network space mapping | |
CN111274661B (en) | Waveguide slot antenna low side lobe design method based on slot voltage extraction | |
CN108535704B (en) | Signal pre-sorting method based on self-adaptive two-dimensional clustering | |
CN101561498A (en) | Multistage disintegrating space-time adaptive signal processing method | |
Gangopadhyaya et al. | Design optimization of microstrip fed rectangular microstrip antenna using differential evolution algorithm | |
Al-Azza et al. | Spider monkey optimization (SMO): a novel optimization technique in electromagnetics | |
CN115390037A (en) | Multi-class unknown radar radiation source pulse signal sorting system | |
CN108170888A (en) | Based on the beam pattern comprehensive designing method for minimizing weighing vector dynamic range | |
CN112165348A (en) | Beam forming simulation design method based on genetic algorithm | |
CN108549065B (en) | Method for extracting RCS sequence features of neighboring structure-preserving true and false targets | |
CN114415723B (en) | Multi-aircraft collaborative capture space division method and device and electronic equipment | |
CN104569967A (en) | 8 mm one-dimensional phase scanning system cruise radar | |
Florence et al. | Array design with accelerated particle swarm optimization | |
CN117473882B (en) | Antenna array adjustment method and system based on multi-algorithm fusion | |
CN113051836B (en) | Rapid modeling method for antenna under machine learning-assisted array environment |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |