CN111221400A - Power supply management system - Google Patents
Power supply management system Download PDFInfo
- Publication number
- CN111221400A CN111221400A CN201911372411.2A CN201911372411A CN111221400A CN 111221400 A CN111221400 A CN 111221400A CN 201911372411 A CN201911372411 A CN 201911372411A CN 111221400 A CN111221400 A CN 111221400A
- Authority
- CN
- China
- Prior art keywords
- module
- power consumption
- voltage stabilizer
- unit
- switch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000003381 stabilizer Substances 0.000 claims abstract description 51
- 230000002146 bilateral effect Effects 0.000 claims abstract description 12
- 238000000034 method Methods 0.000 description 7
- 230000008569 process Effects 0.000 description 7
- 238000010586 diagram Methods 0.000 description 3
- 230000003068 static effect Effects 0.000 description 3
- HCUOEKSZWPGJIM-YBRHCDHNSA-N (e,2e)-2-hydroxyimino-6-methoxy-4-methyl-5-nitrohex-3-enamide Chemical compound COCC([N+]([O-])=O)\C(C)=C\C(=N/O)\C(N)=O HCUOEKSZWPGJIM-YBRHCDHNSA-N 0.000 description 2
- 101150070189 CIN3 gene Proteins 0.000 description 2
- 101100508840 Daucus carota INV3 gene Proteins 0.000 description 2
- 101001109689 Homo sapiens Nuclear receptor subfamily 4 group A member 3 Proteins 0.000 description 2
- 101000598778 Homo sapiens Protein OSCP1 Proteins 0.000 description 2
- 101001067395 Mus musculus Phospholipid scramblase 1 Proteins 0.000 description 2
- 102100022673 Nuclear receptor subfamily 4 group A member 3 Human genes 0.000 description 2
- 238000007667 floating Methods 0.000 description 2
- 101150110971 CIN7 gene Proteins 0.000 description 1
- 101100286980 Daucus carota INV2 gene Proteins 0.000 description 1
- 101150110298 INV1 gene Proteins 0.000 description 1
- 101100397044 Xenopus laevis invs-a gene Proteins 0.000 description 1
- 101100397045 Xenopus laevis invs-b gene Proteins 0.000 description 1
- 238000005265 energy consumption Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000005457 optimization Methods 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 230000009466 transformation Effects 0.000 description 1
- 238000000844 transformation Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3296—Power saving characterised by the action undertaken by lowering the supply or operating voltage
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Electronic Switches (AREA)
Abstract
The invention discloses a power management system, and relates to the technical field of integrated circuits. The power management system comprises an ultra-low power consumption voltage stabilizer module for providing power for a load module in a standby mode, a high power consumption voltage stabilizer module for providing power for the load module in a working mode, and: the bilateral selection switch module is used for receiving an enabling signal to switch off the high-power consumption voltage stabilizer module and switch on the ultra-low power consumption voltage stabilizer module when the load module enters a standby mode, and switching off the ultra-low power consumption voltage stabilizer module after the high-power consumption voltage stabilizer module is switched on when the load module enters a working mode from the standby mode. According to the technical scheme, the voltage stabilizer modules with different power consumptions and different performances are selected to supply power to the load module through the bilateral selector switch module, and the power consumption and performance requirements of the load module in different modes are met.
Description
Technical Field
The present invention relates to integrated circuit technologies, and in particular, to a power management system.
Background
At present, some electronic devices on the market still need to be standby or operated to perform specific functions when the electronic devices are in a non-operating state, and a power management system is an indispensable important component of various electronic devices. However, in the electronic device in the prior art, the standby power is generally high, or when the electronic device is switched from the standby state to the working state, the response time is long, the normal work of the electronic device is affected, and the mode switching time and the energy loss during switching the mode are increased.
Disclosure of Invention
The main object of the present invention is to provide a power management system, which aims to reduce the mode switching time and energy consumption.
To achieve the above object, the present invention provides a power management system, which includes an ultra-low power consumption regulator module for providing power to a load module in a standby mode, a high power consumption regulator module for providing high performance power to the load module in an operating mode, and: the bilateral selection switch module is used for receiving an enabling signal to switch off the high-power consumption voltage stabilizer module and switch on the ultra-low power consumption voltage stabilizer module when the load module enters a standby mode, and switching off the ultra-low power consumption voltage stabilizer module after the high-power consumption voltage stabilizer module is switched on when the load module enters a working mode from the standby mode.
Preferably, the bilateral selection switch module includes a first switch tube, a second switch tube, and a first control branch and a second control branch for controlling on/off of the first switch tube and the second switch tube respectively; the first switching tube is used for switching on the ultra-low power consumption voltage stabilizer module and the load module in a standby mode; the second switching tube is used for switching on the high-power consumption voltage stabilizer module in a working mode.
Preferably, the bilateral selection switch module further comprises a third control branch for controlling the high power consumption voltage regulator module to be turned on/off.
Preferably, the first control branch comprises a first nand gate unit, a first delay unit, a first inverter unit, a second inverter unit and a third inverter unit which are connected in sequence, and an output end of the third inverter unit is connected to a gate of the first switch tube; the second control branch comprises a second NAND gate unit, a fourth inverter unit, a first NOR gate unit, a fifth inverter unit, a second delay unit and a sixth inverter unit which are sequentially connected, and the output end of the sixth inverter unit is connected to the grid of the second switch tube; the third control branch comprises a second NOR gate unit, a third delay unit and a seventh inverter unit which are connected in sequence, and the output end of the seventh inverter unit is connected to the high-power consumption voltage stabilizer module.
Preferably, the input end of the first nand gate unit is connected to the first enable signal output end and the second delay unit output end respectively; the input end of the second nand gate unit is connected to the first enable signal end, the output end of the seventh inverter unit and the second enable signal end respectively; the input end of the first nor gate unit is respectively connected to the output end of the fourth inverter unit and the output end of the first inverter; and the input end of the second NOR gate unit is respectively connected with the first enable signal and the output end of the second delay unit.
Preferably, the first enable signal terminal outputs a first enable signal to switch the standby mode to the operating mode or to switch the operating mode to the standby mode.
Preferably, the second enable signal terminal outputs a second enable signal, and the second enable signal is an indication signal indicating that the high power consumption voltage regulator module is started completely.
According to the technical scheme, the voltage stabilizer modules with different power consumptions and different performances are selected to supply power to the load module through the bilateral selector switch module, and the power consumption and performance requirements of the load module in different modes are met. In a low-power-consumption standby mode, an ultra-low-power-consumption voltage stabilizer module with ultra-low power consumption is selected to supply power to a load module, so that the power consumption is saved, and the service life of a battery is optimized; in the working mode, the load module has larger instantaneous current and average current in the working process, and the bilateral selection switch module selects the high-performance high-power-consumption voltage stabilizer module to supply power to the load module so as to meet the power consumption requirement of the load module in the working process; at the moment, the ultra-low power consumption voltage stabilizer module is kept on, the power consumption is not influenced, the switching time is saved for switching to the standby mode next time, and the energy loss during mode switching is reduced.
Drawings
FIG. 1 is a schematic diagram of a power management system of the present invention;
FIG. 2 is a schematic circuit diagram of the power management system of the present invention;
FIG. 3 is a timing diagram illustrating a mode switching process according to an embodiment of the present invention.
The implementation, functional features and advantages of the objects of the present invention will be further explained with reference to the accompanying drawings.
Detailed Description
It should be understood that the specific embodiments described herein are merely illustrative of the invention and are not intended to limit the invention.
The invention is further described below with reference to the accompanying drawings.
A power management system, as shown in fig. 1 and fig. 2, includes an ultra-low power consumption voltage regulator module for providing power to a load module in a standby mode, a high power consumption voltage regulator module for providing high performance power to the load module in an operating mode, and: the bilateral selection switch module is used for receiving an enabling signal to switch off the high-power consumption voltage stabilizer module and switch on the ultra-low power consumption voltage stabilizer module when the load module enters a standby mode, and switching off the ultra-low power consumption voltage stabilizer module after the high-power consumption voltage stabilizer module is switched on when the load module enters a working mode from the standby mode.
The ultra-low power consumption voltage stabilizer module has extremely low power consumption, so that a user can save the power consumption in a standby mode in the actual use process; compared with an ultra-low power consumption voltage stabilizer module, the high power consumption voltage stabilizer module has the advantages of large power consumption and high performance, and can be used for quickly responding to switching and meeting the high-performance application of the load module in a working mode when the mode is switched.
Specifically, the dual-side selection switch module includes a first switch tube MP1, a second switch tube MP2, and a first control branch and a second control branch for respectively controlling the first switch tube MP1 and the second switch tube MP2 to be turned on/off.
The first control branch comprises a first nand gate unit NA1, a first delay unit, a first inverter unit INV1, a second inverter unit INV2 and a third inverter unit INV3 which are connected in sequence, and the output end of the third inverter unit INV3 is connected to the gate of the first switch tube MP 1.
The second control branch comprises a second nand gate unit NA2, a fourth inverter unit INV4, a first NOR gate unit NOR1, a fifth inverter unit INV5, a second delay unit and a sixth inverter unit INV6 which are connected in sequence, and an output end of the sixth inverter unit INV6 is connected to a gate of the second switch tube MP 2.
The first switching tube MP1 is used for switching on the ultra-low power consumption voltage regulator module and the load module in a standby mode; the second switching tube MP2 is used to turn on the high power consumption voltage regulator module in the operating mode.
The bilateral selection switch module further comprises a third control branch for controlling the high-power consumption voltage stabilizer module to be started/closed.
The third control branch comprises a second NOR gate unit NOR2, a third delay unit and a seventh inverter unit INV7 which are connected in sequence, and the output end of the seventh inverter unit INV7 is connected to the high power consumption voltage regulator module.
Specifically, the input end of the first nand gate unit NA1 is connected to the first enable signal output end and the second delay unit output end respectively; an input end of the second nand gate unit NA2 is connected to the first enable signal end, the output end of the seventh inverter unit INV7, and a second enable signal end, respectively; input ends of the first NOR gate unit NOR1 are connected to an output end of the fourth inverter unit INV4 and an output end of the first inverter, respectively; the input terminals of the second NOR gate unit NOR2 are connected to the first enable signal output terminal and the output terminal of the second delay unit, respectively.
Specifically, the first enable signal terminal outputs a first enable signal EN _ PS to switch the standby mode to the operating mode or to switch the operating mode to the standby mode. And the second enable signal end outputs a second enable signal EN _ OK, and the second enable signal EN _ OK is an indication signal for finishing the starting of the high-power consumption voltage stabilizer module.
In a specific embodiment, the first enable signal EN _ PS is an externally input mode switching enable signal, when the first enable signal EN _ PS is low, the load module is in a standby mode, and when the first enable signal EN _ PS is high, the load module is in a working mode;
in a specific embodiment, the second enable signal EN _ OK is an indication signal indicating that the high power consumption voltage regulator module is started; when the first enable signal EN _ PS is high, the high-power-consumption voltage stabilizer module is started, when the high-power-consumption voltage stabilizer module is started, the output voltage of the high-power-consumption voltage stabilizer module reaches a set value, the second enable signal EN _ OK becomes high, otherwise, the second enable signal EN _ OK is low, namely the high-power-consumption voltage stabilizer module is not started or the output voltage of the high-power-consumption voltage stabilizer module does not reach the set value, and the second enable signals EN _ OK are all low.
In an embodiment, the first switch MP1 is a power selection switch of the ultra low power consumption regulator module, and when the potential of the node a is low, the first switch MP1 is turned on to connect the load module and the ultra low power consumption regulator module. The second switch MP2 is a power supply selection switch of the high power consumption regulator module, and when the potential of the node B is low, the second switch MP2 is turned on to connect the load module and the high power consumption regulator module.
In a specific embodiment, the first delay unit and the second delay unit are used for delaying the falling edge of the input clock signal; the third delay unit is used for delaying the rising edge of the input clock signal.
In the actual working process, the delay time of each delay unit can be adjusted to meet the working requirements of different load modules and realize the optimization of the switching time.
As shown in fig. 2 and fig. 3, taking an SRAM (Static Random-Access Memory) as an example of the load module, the working principle of the embodiment of the present invention is as follows:
the output voltage of the ultra-low power consumption voltage stabilizer module is preset to be slightly lower than that of the high power consumption voltage stabilizer module, so that smooth switching between a standby mode and a working mode is facilitated, and the requirements of low power consumption and high performance on the power supply voltage are met.
When the first enable signal EN _ PS is '0', the node A is '0', the first switching tube MP1 is conducted, the power supply voltage VDD _ SRAM of the SRAM is approximately equal to the output voltage of the ultra-low power consumption voltage stabilizer module, at the moment, the SRAM is not overturned, almost no dynamic power consumption exists, and the power supply voltage VDD _ SRAM of the SRAM is kept stable; the potential of the node B is 1, and the second switch tube MP2 is cut off; the output of the seventh inverter unit INV7 is "0", the high power consumption regulator module is turned off, and the system has very low standby power consumption.
When the system is ready to enter the high performance mode, firstly, the first enable signal EN _ PS is set to "1", then the output of the seventh inverter unit INV7 is turned to "1", the high power consumption voltage regulator module is started, before the high power consumption voltage regulator module is started, the second enable signal EN _ OK is "0", the node a is kept to "0", the node B is kept to "1", the first switch tube MP1 is turned on, and the second switch tube MP2 is turned off; until the high-power consumption voltage stabilizer module is started, the second enable signal EN _ OK is turned to be '1', the node B is turned to be '0', the second switching tube MP2 is started, at the moment, the first switching tube MP1 is not closed, after the first delay unit, the node A is turned to be '1', the first switching tube MP1 is cut off, and the high-power consumption voltage stabilizer module is smoothly switched to supply power; after the switching is completed, a clock signal of the SRAM is turned on, the SRAM enters a high-power-consumption working mode, and the power supply voltage VDD _ SRAM power supply of the SRAM meets the requirement of the SRAM. In the process of switching from low power consumption to high performance, the first switch MP1 and the second switch MP2 are turned on simultaneously within the delay time T1 of the first delay unit, so as to ensure that the power supply supplies power to the SRAM at any time and avoid any instantaneous SRAM power supply floating state.
Because the high-power consumption voltage stabilizer module has higher static power consumption and very high starting speed, the power supply voltage VDD _ SRAM of the SRAM is kept charged all the time, and the high-power consumption voltage stabilizer module does not need to be charged again when being started, so that the high-power consumption voltage stabilizer module can be quickly switched to a high-performance mode.
When the system is ready to enter a low power consumption mode, firstly, a clock signal of the SRAM is turned off, the SRAM enters a low power consumption standby mode, then, a first enable signal EN _ PS is set to be ' 0 ', a node A is turned to be ' 0 ', a first switching tube MP1 is turned on, at the moment, a first switching tube MP1 and a second switching tube MP2 are simultaneously turned on, after the first switching tube MP1 is turned on, time delay of a second time delay unit is carried out, a node B is turned to be ' 1 ', a second switching tube MP2 is turned off, the power supply is smoothly switched to the ultra-low power consumption voltage stabilizer module for power supply, after the second switching tube MP2 is turned on, after the time delay of a third time delay unit is carried out, the output of a seventh inverter unit INV7 is turned to be ' 0. In the process of switching the working mode to the standby mode, the first switch tube MP1 and the second switch tube MP2 are turned on simultaneously within the delay time T2 of the second delay unit, so as to ensure that the power supply supplies power to the SRAM at any time, and avoid any instantaneous SRAM power supply floating state.
Because the ultra-low power consumption voltage stabilizer module has very low static power consumption and does not need to be turned off in a working mode, when the ultra-low power consumption voltage stabilizer module is switched to a standby mode, the starting overshoot of ultra-low power consumption can be saved, and the ultra-low power consumption voltage stabilizer module can be quickly switched to the standby mode.
It should be understood that the above is only a preferred embodiment of the present invention, and not intended to limit the scope of the present invention, and all equivalent structures or equivalent flow transformations made by the present specification and drawings, or applied directly or indirectly to other related technical fields, are included in the scope of the present invention.
Claims (7)
1. A power management system comprising an ultra-low power consumption regulator module for providing power to a load module in a standby mode, a high power consumption regulator module for providing power to the load module in an operating mode, and: the bilateral selection switch module is used for receiving an enabling signal to switch off the high-power consumption voltage stabilizer module and switch on the ultra-low power consumption voltage stabilizer module when the load module enters a standby mode, and switching off the ultra-low power consumption voltage stabilizer module after the high-power consumption voltage stabilizer module is switched on when the load module enters a working mode from the standby mode.
2. The power management system according to claim 1, wherein the bilateral selection switch module comprises a first switch tube, a second switch tube, and a first control branch and a second control branch for controlling the on/off of the first switch tube and the second switch tube, respectively;
the first switching tube is used for switching on the ultra-low power consumption voltage stabilizer module and the load module in a standby mode; the second switching tube is used for switching on the high-power consumption voltage stabilizer module in a working mode.
3. The power management system of claim 2, wherein the bilateral selection switch module further comprises a third control branch for controlling the high power consumption regulator module to be turned on/off.
4. The power management system according to claim 3, wherein the first control branch comprises a first nand gate unit, a first delay unit, a first inverter unit, a second inverter unit and a third inverter unit, which are connected in sequence, and an output end of the third inverter unit is connected to the gate of the first switch tube;
the second control branch comprises a second NAND gate unit, a fourth inverter unit, a first NOR gate unit, a fifth inverter unit, a second delay unit and a sixth inverter unit which are sequentially connected, and the output end of the sixth inverter unit is connected to the grid of the second switch tube;
the third control branch comprises a second NOR gate unit, a third delay unit and a seventh inverter unit which are connected in sequence, and the output end of the seventh inverter unit is connected to the high-power consumption voltage stabilizer module.
5. The power management system of claim 4, wherein the inputs of the first nand gate unit are connected to the first enable signal output and the second delay unit output, respectively;
the input end of the second nand gate unit is connected to the first enable signal end, the output end of the seventh inverter unit and the second enable signal end respectively;
the input end of the first nor gate unit is respectively connected to the output end of the fourth inverter unit and the output end of the first inverter;
and the input end of the second NOR gate unit is respectively connected with the first enable signal and the output end of the second delay unit.
6. The power management system according to claim 5, wherein the first enable signal terminal outputs a first enable signal to switch the standby mode to the operating mode or to switch the operating mode to the standby mode.
7. The power management system according to claim 6, wherein the second enable signal terminal outputs a second enable signal, and the second enable signal is an indication signal indicating that the high power consumption voltage regulator module is started up completely.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201911372411.2A CN111221400A (en) | 2019-12-27 | 2019-12-27 | Power supply management system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201911372411.2A CN111221400A (en) | 2019-12-27 | 2019-12-27 | Power supply management system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN111221400A true CN111221400A (en) | 2020-06-02 |
Family
ID=70830918
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201911372411.2A Pending CN111221400A (en) | 2019-12-27 | 2019-12-27 | Power supply management system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111221400A (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111555427A (en) * | 2020-06-05 | 2020-08-18 | 电子科技大学 | Double-source energy management circuit with double-energy-source input |
| CN113938991A (en) * | 2020-06-29 | 2022-01-14 | 大唐移动通信设备有限公司 | Base station radio frequency unit and dormancy awakening method thereof |
| CN113949152A (en) * | 2021-10-22 | 2022-01-18 | 华立科技股份有限公司 | Smart electric meter and power-down backup power circuit thereof |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102354242A (en) * | 2011-08-02 | 2012-02-15 | 唯捷创芯(天津)电子技术有限公司 | Power control circuit |
| CN105700441A (en) * | 2016-03-25 | 2016-06-22 | 中国海洋大学 | Low-power-consumption single-chip microcomputer type power supply management control system |
| US20160273792A1 (en) * | 2013-05-02 | 2016-09-22 | Gree Electric Appliances, Inc. Of Zhuhai | Low-power consumption standby circuit device, air conditioner and control method for air conditioner |
| US20170324270A1 (en) * | 2013-12-26 | 2017-11-09 | Calvin Shie-Ning Wang | Standby circuit, and outlet, plug, and device having the same |
| CN109861343A (en) * | 2019-03-22 | 2019-06-07 | 张宇桐 | A kind of fitful power management circuit |
| CN209692612U (en) * | 2019-01-21 | 2019-11-26 | 重庆先锋渝州电器有限公司 | Band makes the electric vehicle of the dual output DC/DC converter circuit that can control and the application circuit |
-
2019
- 2019-12-27 CN CN201911372411.2A patent/CN111221400A/en active Pending
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102354242A (en) * | 2011-08-02 | 2012-02-15 | 唯捷创芯(天津)电子技术有限公司 | Power control circuit |
| US20160273792A1 (en) * | 2013-05-02 | 2016-09-22 | Gree Electric Appliances, Inc. Of Zhuhai | Low-power consumption standby circuit device, air conditioner and control method for air conditioner |
| US20170324270A1 (en) * | 2013-12-26 | 2017-11-09 | Calvin Shie-Ning Wang | Standby circuit, and outlet, plug, and device having the same |
| CN105700441A (en) * | 2016-03-25 | 2016-06-22 | 中国海洋大学 | Low-power-consumption single-chip microcomputer type power supply management control system |
| CN209692612U (en) * | 2019-01-21 | 2019-11-26 | 重庆先锋渝州电器有限公司 | Band makes the electric vehicle of the dual output DC/DC converter circuit that can control and the application circuit |
| CN109861343A (en) * | 2019-03-22 | 2019-06-07 | 张宇桐 | A kind of fitful power management circuit |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111555427A (en) * | 2020-06-05 | 2020-08-18 | 电子科技大学 | Double-source energy management circuit with double-energy-source input |
| CN113938991A (en) * | 2020-06-29 | 2022-01-14 | 大唐移动通信设备有限公司 | Base station radio frequency unit and dormancy awakening method thereof |
| CN113938991B (en) * | 2020-06-29 | 2023-09-26 | 大唐移动通信设备有限公司 | Base station radio frequency unit and dormancy awakening method thereof |
| CN113949152A (en) * | 2021-10-22 | 2022-01-18 | 华立科技股份有限公司 | Smart electric meter and power-down backup power circuit thereof |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN111221400A (en) | Power supply management system | |
| US10554922B2 (en) | Method for reducing power consumption of power supply, power supply automatically reducing power consumption, and television | |
| US10536139B2 (en) | Charge-saving power-gate apparatus and method | |
| CN110588542B (en) | Control circuit and control method for low-power-consumption self-awakening of vehicle-mounted power supply | |
| TWI405408B (en) | Switching control method capable of continuously providing power and related apparatus and power supply system | |
| US10317968B2 (en) | Power multiplexing with an active load | |
| CN112269347B (en) | Power-on and power-off time sequence control device | |
| CN113741261B (en) | Power-on and power-off control circuit and signal output device | |
| KR20210087816A (en) | Apparatus for managing battery | |
| JP4336799B2 (en) | Portable electronic device, power supply control circuit and control method for portable electronic device | |
| CN211183521U (en) | Dual-battery selection circuit and electronic device | |
| KR101105983B1 (en) | Method and apparatus for conserving energy stored in bypass capacitors during dynamic power collapse | |
| CN110868201B (en) | Low-power consumption quick response level conversion circuit | |
| CN107465334B (en) | Driving source circuit and power switch tube grid driving circuit with clamp | |
| CN214506874U (en) | Chip enabling circuit | |
| CN100571020C (en) | Crystal oscillating circuit and gain control method thereof | |
| CN209805473U (en) | Control circuit and charger of power supply | |
| CN115347628A (en) | Overcurrent detection method, battery management unit and battery management system | |
| CN108736691B (en) | Long-term reset circuit and long-term reset method of switching power supply | |
| US6930540B2 (en) | Integrated circuit with voltage divider and buffered capacitor | |
| CN206164702U (en) | Current switching circuit, television power panel, television mainboard and television | |
| CN212413132U (en) | Power-on reset protection circuit, control device and household appliance | |
| CN217741296U (en) | Time-delay power-off protection circuit | |
| WO2010106595A1 (en) | Power supply system and power supply method | |
| CN110716525A (en) | Method and circuit for detecting signal state of CC terminal of USB-C interface |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WD01 | Invention patent application deemed withdrawn after publication | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20200602 |