CN111063803A - Preparation method of carbon nano tube thin film transistor - Google Patents

Preparation method of carbon nano tube thin film transistor Download PDF

Info

Publication number
CN111063803A
CN111063803A CN201911170275.9A CN201911170275A CN111063803A CN 111063803 A CN111063803 A CN 111063803A CN 201911170275 A CN201911170275 A CN 201911170275A CN 111063803 A CN111063803 A CN 111063803A
Authority
CN
China
Prior art keywords
silicon wafer
cnt
evaporation
photoetching
acetone
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201911170275.9A
Other languages
Chinese (zh)
Inventor
司荣美
王丽宁
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tianjin Baoxingwei Technology Co Ltd
Original Assignee
Tianjin Baoxingwei Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tianjin Baoxingwei Technology Co Ltd filed Critical Tianjin Baoxingwei Technology Co Ltd
Priority to CN201911170275.9A priority Critical patent/CN111063803A/en
Publication of CN111063803A publication Critical patent/CN111063803A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K10/00Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having potential barriers
    • H10K10/40Organic transistors
    • H10K10/46Field-effect transistors, e.g. organic thin-film transistors [OTFT]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K85/00Organic materials used in the body or electrodes of devices covered by this subclass
    • H10K85/20Carbon compounds, e.g. carbon nanotubes or fullerenes
    • H10K85/221Carbon nanotubes

Landscapes

  • Chemical & Material Sciences (AREA)
  • Engineering & Computer Science (AREA)
  • Materials Engineering (AREA)
  • Nanotechnology (AREA)
  • Cleaning Or Drying Semiconductors (AREA)

Abstract

A preparation method of a carbon nano tube thin film transistor comprises the following preparation steps: (1) cleaning a silicon wafer; (2) evaporating a 500nm aluminum film; (3) preparing a phosphorus-doped silicon dioxide film; (4) photoetching and patterning; (5) evaporating the metal electrode; (6) stripping off acetone; (7) transferring the CNT network; (8) defining a CNT network graph by secondary photoetching; (9) RIE reactive ion etching; (10) and acetone stripping again. The invention deposits the semiconductor CNT by the carbon nano tube dispersion method, has very high purity, solves the preparation of the carbon nano tube network channel layer, has very large capacitance when being used as a double electric layer capacitor, and realizes a transistor with low voltage and high unit capacitance.

Description

Preparation method of carbon nano tube thin film transistor
Technical Field
The invention relates to the technical field of carbon nanotube preparation, in particular to a preparation method of a carbon nanotube thin film transistor.
Background
Carbon nano-tube (CNT) has specific physical and chemical properties, is a seamless tube formed by curling graphite lamina, the carbon nano-tube is divided into single-wall carbon nano-tube and multi-wall carbon nano-tube, the thin film transistor is an important semiconductor device and has wide application in various fields such as flat panel display, memory and the like, the thin film transistor is one of field effect transistors in principle, the thin film transistor is a device formed by depositing different thin films such as a semiconductor active layer, a dielectric layer, a metal electrode layer and the like on a substrate, common thin film transistors at the present stage have inherent defects, the mobility of amorphous silicon transistors is low, the crystal process of polycrystalline silicon is complex, off-state current is large, an organic thin film transistor has poor conductivity and large contact resistance and is greatly influenced by environmental humidity and temperature, the stability is not enough, and the capacitance of the device is improved by mainly two methods, one method is to use a material with high dielectric constant as a grid medium, the other is to reduce the thickness of the gate dielectric, but if the thickness of the gate dielectric is reduced, leakage current is easy to generate, and if the gate dielectric with high dielectric constant is rotated, the method has a limit to improve the electrostatic regulation capability of the gate electrode. On the gate dielectric, many scientists research the gate dielectric made of organic materials, and because of the inside of the gate dielectric, cations in the organic electrolyte can migrate to a semiconductor interface and anions migrate to a gate interface due to an external electric field system, and mirror charges are generated at the two interfaces to form an electric double layer, so that a transistor with low voltage and high unit capacitance is realized, but the organic dielectric has the problems of instability and integration.
Disclosure of Invention
The invention provides a preparation method of a junctionless thin film transistor for solving the problems, wherein the preparation method reduces the short channel effect and the threshold voltage.
The technical scheme adopted by the invention is as follows:
a preparation method of a carbon nano tube thin film transistor comprises the following preparation steps:
(1) cleaning a silicon wafer: firstly, cleaning the silicon wafer by using an acid solution at 120 ℃ to remove organic matters and partial metals on the surface of the silicon wafer; washing with deionized water; cleaning with alkaline solution to remove ionic and flying ionic particles on the surface of the silicon wafer; cleaning with an acid solution to remove metal and an oxide layer on the surface of the silicon wafer, and finally drying the silicon wafer by using a dryer;
(2) evaporating a 500nm aluminum film: evaporating aluminum by using electron beam evaporation equipment, firstly putting a silicon wafer into an electron beam evaporation chamber, moving a crucible containing an evaporation aluminum source to an evaporation position, closing the chamber, vacuumizing the chamber to below 5Pa by using a mechanical pump, and then starting a cold pump; vacuum degree of 5 x 104When Pa is needed, a high-voltage switch is turned on, the voltage is fixed to be 8KV, an automatic film coating starting key is clicked, the condition of the cavity is observed, the pre-evaporation or pre-melting is firstly carried out, a baffle is closed in the period, after the pre-melting is finished for 3 minutes, the baffle is automatically turned on, the evaporation is started, the evaporation time is 26-30 minutes, after the evaporation is finished, the equipment automatically deflates, and the silicon wafer is taken out;
(3) preparing a phosphorus-doped silicon dioxide film: preparing a phosphorus-doped silicon dioxide film by using a plasma enhanced chemical vapor deposition method, introducing 95% of silane, 5% of phosphine and oxygen reaction gas at normal temperature, wherein the gas pressure is 5Pa, the electrode distance is 35cm, the radio frequency power Rf150W is adopted, and the deposition time is 2 hours;
(4) photoetching and patterning: coating the bottom of a cleaned silicon wafer by using a photoetching machine, rotationally coating glue, determining the thickness of the photoresist according to the rotation speed of the photoresist, using the photoresist with the common thickness of 1.2 mu m, putting the silicon wafer into a spin coater, self-sucking the silicon wafer on a bottom plate, dripping the glue, accelerating rotation, spin coating, volatilizing a solvent, then soft-baking, carrying out alignment in a vacuum hot plate machine at 95 ℃ for 100 seconds, removing the solvent in order to release the internal stress of a glue film, enhancing the adhesiveness, carrying out pre-alignment operation, and carrying out laser automatic alignment after the silicon wafer is put into self-sucking; manually aligning, visually observing a mirror, finding an alignment mark, aligning layers, then exposing, setting exposure dose and exposure time, finding a focal length, then post-baking, developing at 110 ℃ for 90 seconds in a hot plate machine, then placing into NaOH solution, keeping for 20 seconds, then washing with deionized water, and finally, post-baking at 100 ℃ for 90 seconds;
(5) evaporating the metal electrode: on the photoetching patterned substrate, evaporating Ti10nm and 50nmPd metal by using electron beams, wherein the evaporation step is the same as the step (2) for evaporating a metal Al electrode, only one metal Pd evaporation source is added, Ti is selected as an adhesion layer, and the adhesion layer of the metal electrode and the bottom is added;
(6) and (3) stripping acetone: soaking a silicon wafer in an acetone solution, dissolving a photoresist in the acetone, ultrasonically stripping metal on the photoresist along with photoetching, leaving a metal electrode on a substrate, removing residual acetone by using isopropanol, finally washing by using deionized water, and drying the silicon wafer for later use;
(7) transferring the CNT network: the method comprises the following steps of using a purchased CNT material as a solid, enabling the content of the semiconductor type CNT to reach 99.9%, carrying out dispersion treatment before use, enabling a dispersing agent to be an N-methylpyrrolidone (NMP) organic solvent, taking 1mg of the CNT mass, putting the CNT mass into 10mL of NMP, carrying out long-time high-power ultrasound in a water bath ultrasound machine, diluting the CNT mass to 0.01mg/mL, carrying out long-time ultrasound for standby, soaking for 5 hours, and observing the CNT network to be uniformly distributed by using an electron microscope;
(8) defining CNT network pattern by secondary photoetching: namely, the second photoetching plate is used for photoetching patterns at positions needing to be protected, and the photoresist at other positions is exposed, developed and removed;
(9) RIE reactive ion etching: etching by using an ANEVLARIE reactive ion etching machine to remove exposed CNT on the surface of the substrate without being protected by photoresist, putting the silicon wafer into an RIE transmission cavity, vacuumizing to below 5Pa, opening a door of a transmission cavity, mechanically holding the silicon wafer to be sent into a reaction cavity, introducing oxygen with the flow rate of 40Sccm, adjusting the pressure to 2Pa, setting the radio frequency power to be 40W, setting the time to be 15 seconds, after the pressure is stable, opening a radio frequency power supply, carrying out plasma discharge, and taking out the silicon wafer after the reaction is finished;
(10) and (3) acetone stripping again: repeating the step (6) to perform acetone stripping again.
In the step (1), the acid solution cleaned by the acid solution at 120 ℃ is sulfuric acid and hydrogen peroxide in a volume ratio of 5: 1.
The alkaline solution in the step (1) is a mixed solution of hydrogen peroxide and ammonia water.
The acidic solution cleaned by the acidic solution in the step (1) is a mixed solution of hydrochloric acid and hydrogen peroxide.
In the step (2), in the vacuum-pumping process, the coating process parameters are set, the coating speed is set to be 0.3nm/s, the coating thickness is set to be 500nm, and the vacuum-pumping time is 1 hour.
The invention has the beneficial effects that: the invention deposits the semiconductor CNT by the carbon nano tube dispersion method, has very high purity, solves the preparation of the carbon nano tube network channel layer, has very large capacitance when being used as a double electric layer capacitor, and realizes a transistor with low voltage and high unit capacitance.
Detailed Description
A preparation method of a carbon nano tube thin film transistor comprises the following preparation steps:
(1) cleaning a silicon wafer: cleaning the silicon wafer by using an acidic solution at 120 ℃, wherein the acidic solution is sulfuric acid and hydrogen peroxide with the volume ratio of 5:1, and removing organic matters and partial metals on the surface of the silicon wafer; washing with deionized water; cleaning with an alkaline solution, wherein the alkaline solution is a mixed solution of hydrogen peroxide and ammonia water, and the particles on the surface of the silicon wafer are removed and comprise ionicity and flying ionicity; cleaning with an acid solution, removing metal and an oxide layer on the surface of the silicon wafer by using a mixed solution of hydrochloric acid and hydrogen peroxide of the acid solution, and finally drying the silicon wafer by using a dryer;
(2) evaporating a 500nm aluminum film: evaporating aluminum by using electron beam evaporation equipment, firstly putting a silicon wafer into an electron beam evaporation chamber, moving a crucible containing an evaporation aluminum source to an evaporation position, closing the chamber, vacuumizing the chamber to below 5Pa by using a mechanical pump, and then starting a cold pump; setting coating process parameters in the vacuum-pumping process, setting the coating rate to be 0.3nm/s, setting the coating thickness to be 500nm, vacuumizing for 1 hour, turning on a high-voltage switch when the vacuum degree is 5 x 104Pa, fixing the voltage to be 8KV, clicking an automatic coating start key, observing the condition of a cavity, pre-evaporating or pre-melting to remove an oxide layer on the surface of the aluminum material, closing a baffle during the process, automatically opening the baffle after 3 minutes of pre-melting is finished, starting evaporation, keeping the evaporation time to be 26-30 minutes, automatically deflating equipment after the evaporation is finished, and taking out a silicon wafer;
(3) preparing a phosphorus-doped silicon dioxide film: preparing a phosphorus-doped silicon dioxide film by using a plasma enhanced chemical vapor deposition method, introducing 95% of silane, 5% of phosphine and oxygen reaction gas at normal temperature, wherein the gas pressure is 5Pa, the electrode distance is 35cm, the radio frequency power Rf150W is adopted, the deposition time is 2 hours, and the thickness of the deposited silicon oxide film is about 1.5 mu m; the phosphorus-doped silicon oxide nanoparticle film with the thickness of 1.5 mu m is prepared by using a plasma enhanced chemical vapor deposition method at room temperature, and because the prepared silicon oxide is not compact and has a rough surface and the granularity of 20nm at room temperature, the characteristic of a loose porous structure of the silicon oxide nanoparticle film is very easy to adsorb moisture in the air, and when the silicon oxide nanoparticle film is used as a gate dielectric material, under the action of an electric field, the moisture is decomposed into hydrogen ions and the hydrogen ions migrate along the direction of the electric field, the silicon oxide with the structure can be just used as a proton moving channel. The gate dielectric is adopted because protons in the silicon oxide and electrons in the carbon nano tube can form an electric double-layer capacitor, so that the realization of the low-voltage thin film transistor is possible;
(4) photoetching and patterning: coating the bottom of a cleaned silicon wafer by using a photoetching machine, rotationally coating glue, determining the thickness of the photoresist according to the rotation speed of the photoresist, using the photoresist with the common thickness of 1.2 mu m, putting the silicon wafer into a spin coater, self-sucking the silicon wafer on a bottom plate, dripping the glue, accelerating rotation, spin coating, volatilizing a solvent, then soft-baking, carrying out alignment in a vacuum hot plate machine at 95 ℃ for 100 seconds, removing the solvent in order to release the internal stress of a glue film, enhancing the adhesiveness, carrying out pre-alignment operation, and carrying out laser automatic alignment after the silicon wafer is put into self-sucking; manually aligning, visually aligning an alignment mark by a mirror, aligning layers, then exposing, setting exposure dose and exposure time, aligning focal length, then baking, heating a hot plate machine at 110 ℃ for 90 seconds, easily dissolving standing wave reduction and excitation glue reaction in a developing solution, developing, putting into a NaOH solution, keeping for 20 seconds, washing with deionized water, and finally baking at 100 ℃ for 90 seconds to evaporate a solvent in the photoresist and increase adhesion, reduce standing wave effect and firm film;
(5) evaporating the metal electrode: on a photoetching patterned substrate, Ti10nm and 50nmPd metals are evaporated by electron beams, the evaporation step is the same as the step (2) of evaporating a metal Al electrode, only one more metal Pd evaporation source is used, Ti is selected as an adhesion layer, the metal electrode and the adhesion layer of the bottom sediment are added, Pd metal is selected as an electrode material, and ohmic contact is easily formed considering that the work functions of metal Pd and a carbon nano tube are close;
(6) and (3) stripping acetone: soaking a silicon wafer in an acetone solution, dissolving a photoresist in the acetone, ultrasonically stripping metal on the photoresist along with photoetching, leaving a metal electrode on a substrate, removing residual acetone by using isopropanol, finally washing by using deionized water, and drying the silicon wafer for later use;
(7) transferring the CNT network: the method has the advantages that the purchased CNT material is solid, the content of the semiconductor CNT reaches 99.9 percent, the dispersion treatment is carried out before the use, the used dispersing agent is N-methylpyrrolidone organic solvent NMP, the method has the advantages of good stability and high repeatability, the CNT mass of 1mg is taken and put into 10mL of NMP, the CNT material is subjected to long-time high-power ultrasound in a water bath ultrasonic machine, the CNT material is diluted to the concentration of the CNT of 0.01mg/mL, the CNT material is subjected to long-time ultrasound for standby, in order to ensure the continuity and the uniformity of a CNT network, the soaking time is 5 hours, and the CNT network is uniformly distributed by the observation;
(8) defining CNT network pattern by secondary photoetching: namely, the second photoetching plate is used for photoetching a pattern at a position needing to be protected, and photoresist at other positions is exposed and developed to remove so as to protect the CNT network between the two metal electrodes, and the CNT network is exposed at the surface of the substrate at other positions;
(9) RIE reactive ion etching: etching by using an ANEVLARIE reactive ion etching machine to remove exposed CNT on the surface of the substrate without being protected by photoresist, putting the silicon wafer into an RIE transmission cavity, vacuumizing to below 5Pa, opening a door of a transmission cavity, mechanically holding the silicon wafer to be sent into a reaction cavity, introducing oxygen with the flow rate of 40Sccm, adjusting the pressure to 2Pa, setting the radio frequency power to be 40W, setting the time to be 15 seconds, after the pressure is stable, opening a radio frequency power supply, carrying out plasma discharge, and taking out the silicon wafer after the reaction is finished;
(10) and (3) stripping acetone: repeating the step (6) to perform acetone stripping again.
While one embodiment of the present invention has been described in detail, the description is only a preferred embodiment of the present invention and should not be taken as limiting the scope of the invention. All equivalent changes and modifications made within the scope of the present invention shall fall within the scope of the present invention.

Claims (5)

1. A preparation method of a carbon nano tube thin film transistor is characterized by comprising the following preparation steps:
(1) cleaning a silicon wafer: firstly, cleaning the silicon wafer by using an acid solution at 120 ℃ to remove organic matters and partial metals on the surface of the silicon wafer; washing with deionized water; cleaning with alkaline solution to remove ionic and flying ionic particles on the surface of the silicon wafer; cleaning with an acid solution to remove metal and an oxide layer on the surface of the silicon wafer, and finally drying the silicon wafer by using a dryer;
(2) evaporating a 500nm aluminum film: evaporating aluminum by using electron beam evaporation equipment, firstly, putting a silicon wafer into an electron beam evaporation chamber, and moving a crucible containing an evaporation aluminum sourceClosing the chamber when the crucible reaches an evaporation position, vacuumizing the chamber to below 5Pa by using a mechanical pump, and then starting a cold pump; vacuum degree of 5 x 104When Pa is needed, a high-voltage switch is turned on, the voltage is fixed to be 8KV, an automatic film coating starting key is clicked, the condition of the cavity is observed, the pre-evaporation or pre-melting is firstly carried out, a baffle is closed in the period, after the pre-melting is finished for 3 minutes, the baffle is automatically turned on, the evaporation is started, the evaporation time is 26-30 minutes, after the evaporation is finished, the equipment automatically deflates, and the silicon wafer is taken out;
(3) preparing a phosphorus-doped silicon dioxide film: preparing a phosphorus-doped silicon dioxide film by using a plasma enhanced chemical vapor deposition method, introducing 95% of silane, 5% of phosphine and oxygen reaction gas at normal temperature, wherein the gas pressure is 5Pa, the electrode distance is 35cm, the radio frequency power Rf150W is adopted, and the deposition time is 2 hours;
(4) photoetching and patterning: coating the bottom of a cleaned silicon wafer by using a photoetching machine, rotationally coating glue, determining the thickness of the photoresist according to the rotation speed of the photoresist, using the photoresist with the common thickness of 1.2 mu m, putting the silicon wafer into a spin coater, self-sucking the silicon wafer on a bottom plate, dripping the glue, accelerating rotation, spin coating, volatilizing a solvent, then soft-baking, carrying out alignment in a vacuum hot plate machine at 95 ℃ for 100 seconds, removing the solvent in order to release the internal stress of a glue film, enhancing the adhesiveness, carrying out pre-alignment operation, and carrying out laser automatic alignment after the silicon wafer is put into self-sucking; manually aligning, visually observing a mirror, finding an alignment mark, aligning layers, then exposing, setting exposure dose and exposure time, finding a focal length, then post-baking, developing at 110 ℃ for 90 seconds in a hot plate machine, then placing into NaOH solution, keeping for 20 seconds, then washing with deionized water, and finally, post-baking at 100 ℃ for 90 seconds;
(5) evaporating the metal electrode: on the photoetching patterned substrate, evaporating Ti10nm and 50nmPd metal by using electron beams, wherein the evaporation step is the same as the step (2) for evaporating a metal Al electrode, only one metal Pd evaporation source is added, Ti is selected as an adhesion layer, and the adhesion layer of the metal electrode and the bottom is added;
(6) and (3) stripping acetone: soaking a silicon wafer in an acetone solution, dissolving a photoresist in the acetone, ultrasonically stripping metal on the photoresist along with photoetching, leaving a metal electrode on a substrate, removing residual acetone by using isopropanol, finally washing by using deionized water, and drying the silicon wafer for later use;
(7) transferring the CNT network: the method comprises the following steps of using a purchased CNT material as a solid, enabling the content of the semiconductor type CNT to reach 99.9%, carrying out dispersion treatment before use, enabling a dispersing agent to be an N-methylpyrrolidone (NMP) organic solvent, taking 1mg of the CNT mass, putting the CNT mass into 10mL of NMP, carrying out long-time high-power ultrasound in a water bath ultrasound machine, diluting the CNT mass to 0.01mg/mL, carrying out long-time ultrasound for standby, soaking for 5 hours, and observing the CNT network to be uniformly distributed by using an electron microscope;
(8) defining a CNT network pattern by secondary photoetching, namely, carrying out alignment, photoetching the pattern at a position needing to be protected by using a second photoetching plate, and exposing and developing the photoresist at other positions to remove;
(9) RIE reactive ion etching, namely etching by using an ANEVLARIE reactive ion etching machine to remove exposed CNT on the surface of the substrate without being protected by the photoresist, putting the silicon wafer into an RIE transmission cavity, vacuumizing to below 5Pa, opening the door of the transmission cavity, mechanically holding the silicon wafer into the reaction cavity, introducing oxygen with the flow rate of 40Sccm, adjusting the pressure to 2Pa, setting the radio frequency power to be 40W, setting the time to be 15 seconds, after the pressure is stable, turning on a radio frequency power supply, carrying out plasma discharge, and after the reaction is finished, taking out the silicon wafer;
(10) and (3) stripping acetone: repeating the step (6) to perform acetone stripping again.
2. The method for preparing a carbon nanotube thin film transistor according to claim 1, wherein the acidic solution cleaned with the acidic solution at 120 ℃ in the step (1) is sulfuric acid and hydrogen peroxide in a volume ratio of 5: 1.
3. The method of claim 1, wherein the alkaline solution in step (1) is a mixture of hydrogen peroxide and ammonia water.
4. The method for manufacturing a carbon nanotube thin film transistor according to claim 1, wherein the acidic solution to be cleaned with the acidic solution in the step (1) is a mixed solution of hydrochloric acid and hydrogen peroxide.
5. The method according to claim 1, wherein in the step (2), during the vacuum-pumping process, the parameters of the coating process are set, the coating rate is set to 0.3nm/s, the coating thickness is set to 500nm, and the vacuum-pumping time is 1 hour.
CN201911170275.9A 2019-11-26 2019-11-26 Preparation method of carbon nano tube thin film transistor Pending CN111063803A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201911170275.9A CN111063803A (en) 2019-11-26 2019-11-26 Preparation method of carbon nano tube thin film transistor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201911170275.9A CN111063803A (en) 2019-11-26 2019-11-26 Preparation method of carbon nano tube thin film transistor

Publications (1)

Publication Number Publication Date
CN111063803A true CN111063803A (en) 2020-04-24

Family

ID=70298263

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201911170275.9A Pending CN111063803A (en) 2019-11-26 2019-11-26 Preparation method of carbon nano tube thin film transistor

Country Status (1)

Country Link
CN (1) CN111063803A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112875640A (en) * 2021-01-26 2021-06-01 河源市众拓光电科技有限公司 Preparation method of patterned Ag film
CN115709986A (en) * 2021-08-23 2023-02-24 中国科学院苏州纳米技术与纳米仿生研究所 High-density oriented carbon nanotube film and preparation method and application thereof

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112875640A (en) * 2021-01-26 2021-06-01 河源市众拓光电科技有限公司 Preparation method of patterned Ag film
CN115709986A (en) * 2021-08-23 2023-02-24 中国科学院苏州纳米技术与纳米仿生研究所 High-density oriented carbon nanotube film and preparation method and application thereof

Similar Documents

Publication Publication Date Title
CN103700710B (en) IGZO thin film transistor (TFT)s and preparation method thereof
CN111063803A (en) Preparation method of carbon nano tube thin film transistor
CN105280816A (en) Method for preparing organic field effect transistor dielectric layer by using plasma crosslinking technology
WO2020077725A1 (en) Array substrate and manufacturing method thereof, and liquid crystal display panel
Tang et al. Realizing Wafer‐Scale and Low‐Voltage Operation MoS2 Transistors via Electrolyte Gating
JPS63194326A (en) Manufacture of semiconductor device
US20150011047A1 (en) Method for fabricating igzo layer and tft
Akkopru‐Akgun et al. MnO2 thin film electrodes for enhanced reliability of thin glass capacitors
JP2012512327A (en) Method for forming an insulating layer with particles having low energy
Sung et al. Effects of proton conduction on dielectric properties of peptides
US8384082B2 (en) Transistor using derivative polymethyl-methacrylate thin film as gate insulator and passivation layer, and fabrication method thereof
KR101689160B1 (en) Fabrication method for carbon electrodes with multi-scale pores
CN114730713A (en) Preparation method of thin film transistor
CN113223968A (en) In-situ fluorine-doped metal oxide thin film, preparation method thereof and thin film transistor
CN110660864B (en) Preparation method of high-frequency semiconductor thin film field effect transistor
WO2020252876A1 (en) Thin-film transistor substrate and preparation method therefor
Martins et al. Away from silicon era: the paper electronics
Park et al. The Effect of Crystalline Aluminum Oxide on Device Performance of Solution-Processed Indium-Gallium-Zinc-Oxide Thin-Film Transistors Operating at Low Voltage
CN117457466A (en) NLD etching equipment for etching lithium niobate micro-nano structure
CN110137355B (en) Organic thin film transistor with improved sub-threshold swing amplitude and on-off ratio and preparation method thereof
JP2690446B2 (en) Method for manufacturing amorphous silicon thin film transistor
CN102104112A (en) Method for preparing organic field-effect transistor in top-contact structure
CN117794352A (en) Lithium ion solid field effect transistor and preparation method thereof
Liu et al. LAGP solid-state electrolyte for electric double layer gating of In2O3 field-effect transistors
CN114695124A (en) Preparation method of independent type ionic glue film gated graphene field effect transistor

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20200424

WD01 Invention patent application deemed withdrawn after publication