CN111061651A - Method and device for identifying serial EEPROM (electrically erasable programmable read-Only memory) model and storage medium - Google Patents
Method and device for identifying serial EEPROM (electrically erasable programmable read-Only memory) model and storage medium Download PDFInfo
- Publication number
- CN111061651A CN111061651A CN201911248624.4A CN201911248624A CN111061651A CN 111061651 A CN111061651 A CN 111061651A CN 201911248624 A CN201911248624 A CN 201911248624A CN 111061651 A CN111061651 A CN 111061651A
- Authority
- CN
- China
- Prior art keywords
- model
- byte data
- data
- serial eeprom
- reading
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
- G06F12/023—Free address space management
- G06F12/0238—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory
- G06F12/0246—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory in block erasable memory, e.g. flash memory
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Read Only Memory (AREA)
Abstract
The invention discloses a method for identifying serial EEPROM models, which comprises the following steps: reading and storing last byte data of the first model; writing the last byte data of the first type into the first byte data; reading and storing second byte data of the first type; reading and storing first address data of a first model; judging whether the second byte data is equal to the first byte data and the second byte data is not equal to the first address data; if so, writing third byte data of the first type; reading and storing the fourth byte data of the first type; reading and storing second address data of the first model; judging whether the fourth byte data is equal to the third byte data and the fourth byte data is not equal to the second address data; and if so, writing the last byte data read and stored in a first model, wherein the first model is the model of the serial EEPROM. By adopting the invention, the model of the serial EEPROM can be correctly and effectively identified.
Description
Technical Field
The invention relates to the field of model identification, in particular to a method and a device for identifying serial EEPROM models and a storage medium.
Background
The EEPROM can randomly access and modify any byte data, can not be lost when power is lost, can be repeatedly erased and written for 100 ten thousand times, and has higher reliability. The circuit structure is complex compared with other memories, and the capacity is usually not large and ranges from dozens of bytes to hundreds or thousands of bytes. In common electronic products, a serial EEPROM is generally used to store data information that is not empty and is frequently modified.
The traditional serial EEPROM communication data does not contain identification information such as self capacity, model and the like, and serial EEPROMs of different brands and models have slight difference in communication, so that the serial EEPROMs of different models cannot be compatible for replacement. At present, no effective serial EEPROM model identification method exists.
Disclosure of Invention
In order to solve the above problems, an object of the present invention is to provide a method for identifying serial EEPROM models, which can correctly and effectively identify serial EEPROM models.
Based on this, the invention provides a method for identifying serial EEPROM models, which comprises the following steps:
step 1, reading and storing last byte data of a first model, wherein the first model is a preset EEPROM model;
step 2, writing the last byte data of the first type into first byte data;
step 3, reading and storing the last byte data of the first type as second byte data;
step 4, reading and storing the first address data obtained by subtracting one from half of the first model capacity;
step 5, judging whether the second byte data is equal to the first byte data and the second byte data is not equal to the first address data;
step 6, if not, replacing the first model with other models and returning to the step 1;
step 7, if yes, writing the last byte data of the first type into the first model to be third byte data;
step 8, reading and storing the last byte data of the first type as fourth byte data;
step 9, reading and storing the second address data obtained by subtracting one from half of the capacity of the first model;
step 10, judging whether the fourth byte data is equal to the third byte data and the fourth byte data is not equal to the second address data;
step 11, if not, replacing the first model with other models and returning to the step 1;
and 12, if so, writing the last byte data read and stored in the step 1, wherein the first model is the model of the serial EEPROM.
Wherein the serial EEPROM comprises the following models: 24C01, 24C02, 24C04, 24C08, 24C16, 24C32, 24C64, 24C128, 24C256, 24C 512.
The method further comprises the step of setting the data addressing length of 24C01, 24C02, 24C04, 24C08 and 24C16 to be a first preset length byte and setting the data addressing length of 24C32, 24C64, 24C128, 24C256 and 24C512 to be a second preset length byte when the serial EEPROM is operated for reading and writing according to a serial EEPROM communication protocol.
Wherein, different models of the serial EEPROM correspond to different capacities.
The first byte data and the first address data are hexadecimal data.
Wherein the first byte of data is different from the third byte of data.
The method comprises the steps that the serial EEPROM is stored in sequence, the first model is replaced by other models, and if the first model is replaced by other models, the model of the next serial EEPROM is obtained in sequence and is the first model.
The embodiment of the invention also provides a device for identifying the serial EEPROM model, which comprises:
the first reading and storing module is used for reading and storing last byte data of a first model in the step 1, wherein the first model is a preset EEPROM model;
a first writing module, configured to write the last byte data of the first type as the first byte data in step 2;
a second reading and storing module, configured to read and store the last byte data of the first model as second byte data in step 3;
a third reading and storing module, configured to read and store the first address data obtained by subtracting one from half of the first model capacity in step 4;
a first judging module, configured to judge, in step 5, whether the second byte data is equal to the first byte data and the second byte data is not equal to the first address data;
a first replacement returning module, configured to, in step 6, if no, replace the first model with another model and return to step 1;
a second writing module, configured to, in step 7, write the last byte data of the first type as third byte data if the last byte data of the first type is the third byte data;
a fourth reading and storing module, configured to read and store the last byte data of the first model as fourth byte data in step 8;
a fifth reading and storing module, configured to read and store, in step 9, second address data obtained by subtracting one from half of the first model capacity;
a second judging module, configured to judge, in step 10, whether the fourth byte data is equal to the third byte data and the fourth byte data is not equal to the second address data;
a second replacement returning module, configured to, in step 11, if no, replace the first model with another model and return to step 1;
and a third writing module, configured to, if yes, write in the last byte data read and stored in the step 1, where the first model is the model of the serial EEPROM.
The embodiment of the invention also provides a device for identifying the serial EEPROM model, which comprises a memory, a processor and a computer program which is stored in the memory and can run on the processor, wherein the processor realizes the steps of the method when executing the computer program.
An embodiment of the present invention further provides a computer-readable storage medium, which stores a computer program, where the computer program is executed by a processor to implement the steps of the method.
Firstly, reading and storing last byte data of a first model, wherein the first model is a preset EEPROM model; step 2, writing the last byte data of the first type as a first byte number; step 3, reading and storing the last byte data of the first type as second byte data; step 4, reading and storing the first address data obtained by subtracting one from half of the first model capacity; step 5, judging whether the second byte data is equal to the first byte data and the second byte data is not equal to the first address data; step 6, if not, replacing the first model with other models and returning to the step 1; step 7, if yes, writing the last byte data of the first type into the first model to be third byte data; step 8, reading and storing the last byte data of the first type as fourth byte data; step 9, reading and storing the second address data obtained by subtracting one from half of the capacity of the first model; step 10, judging whether the fourth byte data is equal to the third byte data and the fourth byte data is not equal to the second address data; step 11, if not, replacing the first model with other models and returning to the step 1; and 12, if so, writing the last byte data read and stored in the step 1, wherein the first model is the model of the serial EEPROM. The invention can accurately and effectively identify the model of the serial EEPROM and can also know the capacity of the serial EEPROM through the model of the serial EEPROM.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, it is obvious that the drawings in the following description are only some embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to the drawings without creative efforts.
FIG. 1 is a schematic diagram of a serial EEPROM model identification method provided by an embodiment of the invention;
fig. 2 is a schematic diagram of a serial EEPROM model identification apparatus according to an embodiment of the present invention.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
Fig. 1 is a schematic diagram of a method for identifying serial EEPROM models according to an embodiment of the present invention, where the method includes:
s101, reading and storing last byte data of a first model, wherein the first model is a preset EEPROM model;
s102, step 2, writing the last byte data of the first type into first byte data;
s103, step 3, reading and storing the last byte data of the first type as second byte data;
s104, step 4, reading and storing the first address data obtained by subtracting one from half of the capacity of the first model;
s105, step 5, judging whether the second byte data is equal to the first byte data and the second byte data is not equal to the first address data;
s106, namely step 6, if not, replacing the first model with other models and returning to the step 1;
s107, namely step 7, if yes, writing the last byte data of the first type into the third byte data;
s108, namely step 8, reading and storing the last byte data of the first type as fourth byte data;
s109, step 9, reading and storing the second address data obtained by subtracting one from half of the capacity of the first model;
s110, step 10, judging whether the fourth byte data is equal to the third byte data and the fourth byte data is not equal to the second address data;
s111, namely step 11, if not, replacing the first model with other models and returning to step 1;
step S112 is step 12, if yes, the last byte data of the first model, which is the model of the serial EEPROM, is read and stored in step 1.
The serial EEPROM comprises the following models: 24C01, 24C02, 24C04, 24C08, 24C16, 24C32, 24C64, 24C128, 24C256, 24C 512.
The method further comprises the step of setting the data addressing length of 24C01, 24C02, 24C04, 24C08 and 24C16 to be a first preset length byte and setting the data addressing length of 24C32, 24C64, 24C128, 24C256 and 24C512 to be a second preset length byte according to a serial EEPROM communication protocol during the read-write operation of the serial EEPROM, wherein the first preset length can be 1, and the second preset length can be 2.
When the reading and saving of the last byte data of the first model in the step 1 is unsuccessful, the step 1 may be performed again, and at this time, the first model in the step 1 is replaced with another EEPROM model different from the previous one.
When the reading and saving of the last byte data of the first model in the step 12 is unsuccessful, step 1 may be executed again, and at this time, the first model in the step 1 is replaced with another EEPROM model different from the previous one.
The different models of the serial EEPROM correspond to different capacities, and the capacities of the serial EEPROM can be known according to the models of the serial EEPROM, and are shown in the following table:
the first byte data and the first address data are hexadecimal data, for example, if the first model is 24C16, the table is checked to obtain the capacity of 2048 bytes, the address of the last byte, that is, the last byte data, is 0x7FF, if the first model is 24C16, the table is checked to obtain the capacity of 2048 bytes, and the address of the address data with half of the capacity minus 1 is (2048/2) -1-1023, that is, 0x3 FF.
Wherein the first byte of data is different from the third byte of data.
The method comprises the steps that the serial EEPROM is stored in sequence, the first model is replaced by other models, and if the first model is replaced by other models, the model of the next serial EEPROM is obtained in sequence and is the first model.
For example: the flow of the serial EEPROM model automatic identification method is as follows:
step 1, assuming that the EEPROM model T is preset to be 24C 16;
step 2, reading the last byte of the assumed model, namely the last bit data, if the reading is successful, saving the last byte as A, and entering the next step, and if the reading is failed, entering the step 1 to re-assume the model;
step 3, writing assumed model number end byte data as 0x5a (or other autonomously defined data);
step 4, reading the last byte data of the assumed model and storing the last byte data as B;
step 5, reading address data of which the half of the capacity of the assumed model is reduced by 1 and storing the address data as C;
step 6, if B is equal to 0x5a and B is not equal to C, entering the next step, otherwise, entering step 13 and re-assuming the model;
step 7, writing the assumed model end byte data as 0x5b (other data can be used, but the data can not be the same as the data in the step 3);
step 8, reading the last byte data of the assumed model and storing the last byte data as B;
step 9, reading address data of which the half of the capacity of the assumed model is reduced by 1 and storing the address data as C;
step 10, if B is equal to 0x5B and B is not equal to C, entering the next step, otherwise, entering step 13 and re-assuming the model;
step 11, writing assumed model end byte data A;
and step 12, if the reading of the assumed model end byte data A is successful, the model is T, the exit is carried out, and if the reading of the assumed model end byte data A is failed, the step 1 is returned to
Step 13, if T is 24C16, setting T to 24C08, and returning to step 2;
if T is 24C08, setting T to 24C04, and returning to the step 2;
if T is 24C04, setting T to 24C02, and returning to the step 2;
if T is 24C02, setting T to 24C01, and returning to the step 2;
if T is 24C01, setting T to 24C512, and returning to step 2;
if T is 24C512, setting T to 24C256, and returning to the step 2;
if T is 24C256, setting T to 24C128, and returning to the step 2;
if T is 24C128, setting T to 24C64, and returning to step 2;
if T is 24C64, setting T to 24C32, and returning to the step 2;
if T is 24C32, the recognition is failed, and the process exits.
The invention can accurately and effectively identify the model of the serial EEPROM and can also know the capacity of the serial EEPROM through the model of the serial EEPROM.
Fig. 2 is a schematic diagram of an identification apparatus for serial EEPROM models according to an embodiment of the present invention, the apparatus including:
a first reading and storing module 201, configured to read and store last byte data of a first model in step 1, where the first model is a preset EEPROM model;
a first writing module 202, configured to write the last byte data of the first type as the first byte data in step 2;
a second reading and storing module 203, configured to read and store the last byte data of the first model as second byte data in step 3;
a third reading and saving module 204, configured to read and save the first address data obtained by subtracting one from half of the first model capacity in step 4;
a first determining module 205, configured to determine, in step 5, whether the second byte data is equal to the first byte data and the second byte data is not equal to the first address data;
a first replacement returning module 206, configured to, in step 6, if no, replace the first model with another model and return to step 1;
a second writing module 207, configured to, in step 7, write the last byte data of the first type as third byte data if the last byte data of the first type is the third byte data;
a fourth reading and storing module 208, configured to read and store the last byte data of the first model as fourth byte data in step 8;
a fifth reading and storing module 209, configured to read and store, in step 9, second address data obtained by subtracting one from half of the capacity of the first model;
a second determining module 210, configured to determine whether the fourth byte data is equal to the third byte data and the fourth byte data is not equal to the second address data in step 10;
a second replacement returning module 211, configured to, in step 11, if the first model is not the same model, replace the first model with another model, and return to step 1;
and a third writing module 212, configured to, in step 12, write the last byte data read and stored in step 1 if yes, where the first model is the model of the serial EEPROM.
Technical features and technical effects of the identification device of the serial EEPROM model provided by the embodiment of the invention are the same as those of the method provided by the embodiment of the invention, and are not repeated herein.
Furthermore, an embodiment of the present invention also proposes a storage medium having stored thereon a computer program which, when being executed by a processor, carries out the steps of the above-mentioned method.
Furthermore, an embodiment of the present invention further provides a serial EEPROM type identification apparatus, which includes a memory, a processor, and a computer program stored in the memory and executable on the processor, wherein the processor implements the steps of the above method when executing the program.
The logic and/or steps represented in the flowcharts or otherwise described herein, e.g., an ordered listing of executable instructions that can be considered to implement logical functions, can be embodied in any computer-readable medium for use by or in connection with an instruction execution system, apparatus, or device, such as a computer-based system, processor-containing system, or other system that can fetch the instructions from the instruction execution system, apparatus, or device and execute the instructions. For the purposes of this description, a "computer-readable medium" can be any means that can contain, store, communicate, propagate, or transport the program for use by or in connection with the instruction execution system, apparatus, or device.
More specific examples (a non-exhaustive list) of the computer-readable medium would include the following: an electrical connection (electronic device) having one or more wires, a portable computer diskette (magnetic device), a Random Access Memory (RAM), a read-only memory (ROM), an erasable programmable read-only memory (EPROM or flash memory), an optical fiber device, and a portable compact disc read-only memory (CDROM). Additionally, the computer-readable medium could even be paper or another suitable medium upon which the program is printed, as the program can be electronically captured, via for instance optical scanning of the paper or other medium, then compiled, interpreted or otherwise processed in a suitable manner if necessary, and then stored in a computer memory.
It should be understood that portions of the present invention may be implemented in hardware, software, firmware, or a combination thereof. In the above embodiments, the various steps or methods may be implemented in software or firmware stored in memory and executed by a suitable instruction execution system. For example, if implemented in hardware, as in another embodiment, any one or combination of the following techniques, which are known in the art, may be used: a discrete logic circuit having a logic gate circuit for implementing a logic function on a data signal, an application specific integrated circuit having an appropriate combinational logic gate circuit, a Programmable Gate Array (PGA), a Field Programmable Gate Array (FPGA), or the like.
It is noted that, in this document, relational terms such as "first" and "second," and the like, may be used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. Also, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising an … …" does not exclude the presence of other identical elements in a process, method, article, or apparatus that comprises the element.
The above description is only a preferred embodiment of the present invention, and it should be noted that, for those skilled in the art, various modifications and substitutions can be made without departing from the technical principle of the present invention, and these modifications and substitutions should also be regarded as the protection scope of the present invention.
Claims (10)
1. A method for identifying serial EEPROM models is characterized by comprising the following steps:
step 1, reading and storing last byte data of a first model, wherein the first model is a preset EEPROM model;
step 2, writing the last byte data of the first type into first byte data;
step 3, reading and storing the last byte data of the first type as second byte data;
step 4, reading and storing the first address data obtained by subtracting one from half of the first model capacity;
step 5, judging whether the second byte data is equal to the first byte data and the second byte data is not equal to the first address data;
step 6, if not, replacing the first model with other models and returning to the step 1;
step 7, if yes, writing the last byte data of the first type into the first model to be third byte data;
step 8, reading and storing the last byte data of the first type as fourth byte data;
step 9, reading and storing the second address data obtained by subtracting one from half of the capacity of the first model;
step 10, judging whether the fourth byte data is equal to the third byte data and the fourth byte data is not equal to the second address data;
step 11, if not, replacing the first model with other models and returning to the step 1;
and 12, if so, writing the last byte data read and stored in the step 1, wherein the first model is the model of the serial EEPROM.
2. The method for identifying the serial EEPROM model of claim 1, wherein the serial EEPROM model comprises: 24C01, 24C02, 24C04, 24C08, 24C16, 24C32, 24C64, 24C128, 24C256, 24C 512.
3. The method for identifying the serial EEPROM model number as claimed in claim 1, wherein the method further comprises that the data addressing length of 24C01, 24C02, 24C04, 24C08 and 24C16 is a first preset length byte and the data addressing length of 24C32, 24C64, 24C128, 24C256 and 24C512 is a second preset length byte during the serial EEPROM read-write operation according to the serial EEPROM communication protocol.
4. The method for identifying serial EEPROM models of claim 1, wherein different models of the serial EEPROM correspond to different capacities.
5. The method for identifying a serial EEPROM type of claim 1, wherein the first byte data and the first address data are hexadecimal data.
6. The method for identifying a serial EEPROM model of claim 1, wherein the first byte data is different from the third byte data.
7. The method for identifying the serial EEPROM type of claim 1, wherein the changing of the first type to another type further comprises storing the types of the serial EEPROM in order, and if the first type is changed to another type, acquiring the type of the serial EEPROM of the next bit as the first type in an order.
8. An apparatus for recognizing serial EEPROM models, comprising:
the first reading and storing module is used for reading and storing last byte data of a first model in the step 1, wherein the first model is a preset EEPROM model;
a first writing module, configured to write the last byte data of the first type as the first byte data in step 2;
a second reading and storing module, configured to read and store the last byte data of the first model as second byte data in step 3;
a third reading and storing module, configured to read and store the first address data obtained by subtracting one from half of the first model capacity in step 4;
a first judging module, configured to judge, in step 5, whether the second byte data is equal to the first byte data and the second byte data is not equal to the first address data;
a first replacement returning module, configured to, in step 6, if no, replace the first model with another model and return to step 1;
a second writing module, configured to, in step 7, write the last byte data of the first type as third byte data if the last byte data of the first type is the third byte data;
a fourth reading and storing module, configured to read and store the last byte data of the first model as fourth byte data in step 8;
a fifth reading and storing module, configured to read and store, in step 9, second address data obtained by subtracting one from half of the first model capacity;
a second judging module, configured to judge, in step 10, whether the fourth byte data is equal to the third byte data and the fourth byte data is not equal to the second address data;
a second replacement returning module, configured to, in step 11, if no, replace the first model with another model and return to step 1;
and a third writing module, configured to, if yes, write in the last byte data read and stored in the step 1, where the first model is the model of the serial EEPROM.
9. A serial EEPROM model identification device comprising a memory, a processor and a computer program stored in said memory and executable on said processor, characterized in that said processor implements the steps of the method according to any one of claims 1 to 7 when executing said computer program.
10. A computer-readable storage medium, in which a computer program is stored which, when being executed by a processor, carries out the steps of the method according to any one of claims 1 to 7.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201911248624.4A CN111061651B (en) | 2019-12-06 | 2019-12-06 | Method and device for identifying serial EEPROM (electrically erasable programmable read-Only memory) model and storage medium |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201911248624.4A CN111061651B (en) | 2019-12-06 | 2019-12-06 | Method and device for identifying serial EEPROM (electrically erasable programmable read-Only memory) model and storage medium |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN111061651A true CN111061651A (en) | 2020-04-24 |
| CN111061651B CN111061651B (en) | 2022-04-22 |
Family
ID=70300124
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201911248624.4A Active CN111061651B (en) | 2019-12-06 | 2019-12-06 | Method and device for identifying serial EEPROM (electrically erasable programmable read-Only memory) model and storage medium |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111061651B (en) |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4982378A (en) * | 1986-12-06 | 1991-01-01 | Tokyo Electric Co., Ltd. | Memory capacity detecting device for memory cards |
| CN101246749A (en) * | 2008-03-26 | 2008-08-20 | 北京中星微电子有限公司 | Method for automatically recognizing EEPROM paging size and writing in EEPROM |
| CN101950368A (en) * | 2010-09-20 | 2011-01-19 | 珠海天威技术开发有限公司 | Recognition method of storage capacity of 24C series chip |
| CN109634534A (en) * | 2019-01-02 | 2019-04-16 | 威胜集团有限公司 | The capacity method for rapidly judging of storage chip |
-
2019
- 2019-12-06 CN CN201911248624.4A patent/CN111061651B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4982378A (en) * | 1986-12-06 | 1991-01-01 | Tokyo Electric Co., Ltd. | Memory capacity detecting device for memory cards |
| CN101246749A (en) * | 2008-03-26 | 2008-08-20 | 北京中星微电子有限公司 | Method for automatically recognizing EEPROM paging size and writing in EEPROM |
| CN101950368A (en) * | 2010-09-20 | 2011-01-19 | 珠海天威技术开发有限公司 | Recognition method of storage capacity of 24C series chip |
| CN109634534A (en) * | 2019-01-02 | 2019-04-16 | 威胜集团有限公司 | The capacity method for rapidly judging of storage chip |
Also Published As
| Publication number | Publication date |
|---|---|
| CN111061651B (en) | 2022-04-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8417880B2 (en) | System for NAND flash parameter auto-detection | |
| US20070061498A1 (en) | Method and System for NAND-Flash Identification without Reading Device ID Table | |
| US20090037646A1 (en) | Method of using a flash memory for a circular buffer | |
| US7710783B2 (en) | Methods for operating a nonvolatile memory and related circuit | |
| US7721166B2 (en) | Method for managing defect blocks in non-volatile memory | |
| US9552287B2 (en) | Data management method, memory controller and embedded memory storage apparatus using the same | |
| JPH07306922A (en) | Ic memory card and its checking method | |
| CN111104246A (en) | Method and device for improving verification efficiency of DRAM error detection and correction, computer equipment and storage medium | |
| CN111061651B (en) | Method and device for identifying serial EEPROM (electrically erasable programmable read-Only memory) model and storage medium | |
| CN114637469A (en) | Data read-write method, system, medium and equipment of Flash memory | |
| US20090012975A1 (en) | Portable electronic device and file management method for use in portable electronic device | |
| JP5660521B2 (en) | Nonvolatile semiconductor memory device and memory management method | |
| CN116185563B (en) | Software simulation algorithm based on vehicle-gauge microcontroller data flash memory | |
| CN111045600A (en) | Method and device for writing data into memory and storage medium | |
| CN101261574A (en) | Sound data processing apparatus | |
| US7302550B1 (en) | Stack of variable length operands and method for use | |
| CN111930675B (en) | Data transmission management method, system and device | |
| US9558110B2 (en) | Method for managing a flash memory | |
| CN111949198A (en) | Bad block management method and device and storage equipment | |
| CN112908390A (en) | Data storage method and device, electronic equipment and storage medium | |
| CN107577554B (en) | Data storage device and data storage method for detecting logic page in use | |
| CN112711378B (en) | Data storage method and read-write equipment | |
| CN111309361A (en) | Data reading and writing method and device, electronic equipment and storage medium | |
| CN114443085B (en) | Firmware refreshing method and system for hard disk and computer readable storage medium | |
| CN115312108B (en) | Read-write method of memory chip, electronic device and storage medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |