CN110992911B - Display panel driving method and display device - Google Patents

Display panel driving method and display device Download PDF

Info

Publication number
CN110992911B
CN110992911B CN201911371474.6A CN201911371474A CN110992911B CN 110992911 B CN110992911 B CN 110992911B CN 201911371474 A CN201911371474 A CN 201911371474A CN 110992911 B CN110992911 B CN 110992911B
Authority
CN
China
Prior art keywords
sub
pixel
pixels
row
data voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201911371474.6A
Other languages
Chinese (zh)
Other versions
CN110992911A (en
Inventor
孟垂玉
周洪波
陈榕
赖国昌
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huawei Technologies Co Ltd
Original Assignee
Huawei Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co Ltd filed Critical Huawei Technologies Co Ltd
Priority to CN201911371474.6A priority Critical patent/CN110992911B/en
Publication of CN110992911A publication Critical patent/CN110992911A/en
Priority to PCT/CN2020/139357 priority patent/WO2021129798A1/en
Application granted granted Critical
Publication of CN110992911B publication Critical patent/CN110992911B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3614—Control of polarity reversal in general

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

The embodiment of the invention discloses a driving method of a display panel and a display device, wherein the driving method comprises the following steps: sequentially providing data voltage pulses to the sub-pixels of different colors of each row of sub-pixels; the polarities of the data voltages of the sub-pixels in the same column are the same, and the polarities of the data voltages of the sub-pixels are alternately changed along the row direction; the data voltage pulse duration of the third color sub-pixel is greater than the data voltage pulse duration of the first color sub-pixel and greater than the data voltage pulse duration of the second color sub-pixel; the data voltage pulse duration of the fourth sub-pixel is longer than the data voltage pulse duration of the first color sub-pixel and longer than the data voltage pulse duration of the second color sub-pixel. The technical scheme provided by the embodiment of the invention can improve the problem of horizontal crosstalk.

Description

Display panel driving method and display device
Technical Field
The invention relates to the technical field of display, in particular to a display panel driving method and a display device.
Background
With the development of Display technology, Liquid Crystal Display (LCD) panels and Organic Light Emitting Diode (OLED) Display panels gradually become two major Display panels in the Display field, and LCD panels and OLED Display panels are widely used in devices or scenes capable of integrating Display functions, known by those skilled in the art, such as computers, mobile phones, wearable devices, and vehicles. The LCD panel applies an electric field to the liquid crystal layer between the two substrates to change the orientation of liquid crystal molecules in the liquid crystal layer, so that the modulation of light rays incident to the liquid crystal layer is realized, and the LCD panel displays a picture to be displayed.
In general, in order to improve the aging of liquid crystal molecules to prolong the service life of an LCD panel, the LCD panel is driven by polarity inversion. The polarity inversion method may include row inversion, column inversion, dot inversion, etc.; the row inversion is for phase inversion of image data applied to the pixel rows, the column inversion is for phase inversion of graphics data applied to the pixel columns, and the dot inversion is for phase inversion of image data applied to the pixel rows and pixel columns. However, when the LCD panel is driven by column inversion, there is a horizontal disturbance phenomenon, which results in poor display effect of the LCD panel.
Disclosure of Invention
The embodiment of the invention provides a driving method of a display panel and a display device, which are used for improving the horizontal disturbance problem, so that the display panel is ensured to have a better display effect.
In a first aspect, an embodiment of the present invention provides a driving method for a display panel, where the display panel includes a plurality of pixel units, and the pixel units are arranged in an array; the plurality of pixel units comprise a plurality of first pixel units and a plurality of second pixel units; the first pixel units and the second pixel units are arranged at intervals along the row direction; the first pixel units are sequentially arranged or the second pixel units are sequentially arranged along the column direction; the first pixel unit comprises 2 rows and 3 columns of sub-pixels; the second pixel unit comprises 2 rows and 3 columns of sub-pixels; the first row of pixel units of the first pixel unit comprises a first color sub-pixel, a second color sub-pixel and a third color sub-pixel which are sequentially arranged, and the second row of pixel units of the first pixel unit comprises a first color sub-pixel, a second color sub-pixel and a fourth color sub-pixel which are sequentially arranged; the first row of pixel units of the second pixel unit comprises a first color sub-pixel, a second color sub-pixel and a fourth color sub-pixel which are sequentially arranged, and the second row of pixel units of the second pixel unit comprises a first color sub-pixel, a second color sub-pixel and a third color sub-pixel which are sequentially arranged;
based on this, the driving method includes:
sequentially providing data voltage pulses to the sub-pixels of different colors of each row of sub-pixels;
the polarities of the data voltages of the sub-pixels in the same column are the same, and the polarities of the data voltages of the sub-pixels are alternately changed along the row direction;
the data voltage pulse duration of the third color sub-pixel is greater than the data voltage pulse duration of the first color sub-pixel and greater than the data voltage pulse duration of the second color sub-pixel;
the data voltage pulse duration of the fourth sub-pixel is longer than the data voltage pulse duration of the first color sub-pixel and longer than the data voltage pulse duration of the second color sub-pixel.
In a second aspect, an embodiment of the present invention further provides a display device, which is driven by using any one of the driving methods of the display panel provided in the first aspect.
In the driving method of the display panel according to the embodiment of the present invention, by setting the data voltage pulse duration of the third color sub-pixel and the data voltage pulse duration of the fourth color sub-pixel to be longer than the data voltage pulse duration of the first color sub-pixel and longer than the data voltage pulse duration of the second color sub-pixel, the time for allowing the common electrode signal to return to the set potential signal can be extended, so that, in the data voltage pulse period of the third color sub-pixel (or the fourth color sub-pixel), the common electrode signal falls from the state of the additional coupling voltage back to the steady state of the set potential signal, thereby avoiding the influence on the data signal writing results of other sub-pixels caused by residual coupling electric signals on the common electrode, the stability of the common electrode signal can be improved, the horizontal disturbance phenomenon can be improved, and the display panel and the display device comprising the display panel can be ensured to have better image display effect.
Drawings
Fig. 1 is a schematic diagram of pixel arrangement and driving polarity of a display panel provided in the prior art;
FIG. 2 is a schematic diagram illustrating the distribution of the polarity of the blue frame in the display panel of FIG. 1;
FIG. 3 is a schematic diagram illustrating a horizontal disturbance phenomenon in a driving method provided by the prior art;
FIG. 4 is a schematic diagram illustrating a horizontal disturbance phenomenon in a driving method provided by the prior art;
fig. 5 is a schematic structural diagram of a display panel according to an embodiment of the present invention;
FIG. 6 is a schematic diagram of driving polarities of the display panel of the example of FIG. 5;
fig. 7 is a flowchart illustrating a driving method of a display panel according to an embodiment of the invention;
FIG. 8 is a schematic diagram of a driving timing sequence of a display panel according to an embodiment of the present invention;
FIG. 9 is a schematic diagram of a driving timing sequence of another display panel according to an embodiment of the present invention;
FIG. 10 is a schematic diagram illustrating a driving timing sequence of another display panel according to an embodiment of the present invention;
fig. 11 is a flowchart illustrating another driving method of a display panel according to an embodiment of the invention;
FIG. 12 is a schematic diagram illustrating a driving timing sequence of another display panel according to an embodiment of the present invention;
FIG. 13 is a schematic diagram illustrating a driving timing sequence of another display panel according to an embodiment of the present invention;
fig. 14 is a flowchart illustrating a driving method of a display panel according to another embodiment of the present invention;
FIG. 15 is a schematic diagram illustrating a driving timing sequence of another display panel according to an embodiment of the present invention;
FIG. 16 is a schematic diagram illustrating a driving timing sequence of another display panel according to an embodiment of the present invention;
fig. 17 is a schematic structural diagram of another display panel according to an embodiment of the present invention;
fig. 18 is a schematic structural diagram of another display panel according to an embodiment of the present invention;
fig. 19 is a schematic structural diagram of a display device according to an embodiment of the present invention.
Detailed Description
The present invention will be described in further detail with reference to the accompanying drawings and examples. It is to be understood that the specific embodiments described herein are merely illustrative of the invention and are not limiting of the invention. It should be further noted that, for the convenience of description, only some but not all of the elements associated with the present invention are shown in the drawings.
Fig. 1 shows a driving polarity local distribution manner of a display panel in the prior art. Referring to fig. 1, the display panel 01 includes sub-pixels arranged in an array, and the sub-pixels include a red sub-pixel 011, a green sub-pixel 012, a blue sub-pixel 013, and a white sub-pixel 014; the sub-pixel array is formed by tiling a minimum repeating unit 010 along a row direction X and a column direction Y, wherein the arrangement of sub-pixels in the minimum repeating unit 010 is as follows:
011 012 013 011 012 014；
011 012 014 011 012 013。
on the basis, the display panel is driven by combining a column inversion driving mode, so that the service life of the display panel 01 can be prolonged while the picture display is realized. However, based on the above-described subpixel arrangement and column inversion driving method, the same data line 016 is shared by the blue subpixel 013 and the white subpixel 014 in the same column, and fig. 1 exemplarily shows 4 data lines connected to the white subpixel 014 and the blue subpixel 013, which are respectively shown as D01, D02, D03 and D04.
Since the polarities of the blue sub-pixels 013 in the same row are the same and the polarities of the blue sub-pixels 013 in two adjacent rows are opposite, as shown in fig. 2, when the data signals in the adjacent rows are switched, the coupling potential of the common electrode signal caused by the change of the data signals cannot be eliminated, so that the problem of horizontal crosstalk (disturbance) is caused. The reason for the horizontal disturbance is exemplified below with reference to the driving timing shown in fig. 3.
Referring to fig. 3, on the basis of the 4 rows of sub-pixels shown in fig. 1, VG02 and VG03 represent gate-on signals of the 2 nd row (previous row) sub-pixel and the third row (current row) sub-pixel, respectively, which enable the sub-pixels of the current row to write data signals during an enable level (e.g., high level) period; CKHV1, CKHV2 and CKHV3 respectively represent data selection signals of the red, green and blue sub-pixels 011, 012 and 013 (including the white sub-pixel 014 in the same column), which enable the corresponding data signal to be strobed and loaded to the corresponding data line 016 in the period of high level (for example); VD01, VD02, VD03, VD04 are data signals applied to data lines D01, D02, D03, and D04, respectively, and VDA0 and VCOM0 represent the charge signal and common electrode signal of the affected sub-pixel, respectively.
In the following, referring to fig. 1 to fig. 3, the horizontal disturbance phenomenon is exemplarily illustrated by taking the change of the data signal of the sub-pixel in the 3 rd row (current row) relative to the sub-pixel in the 2 nd row (previous row), and taking the positive polarity signal as +5V and the negative polarity signal as-5V: at this time, the change of the data signal is:
in the last line, VD01 is a 0V signal, and in the current line, VD01 is a +5V signal;
in the last line, VD02 is a-5V signal, and in the current line, VD02 is a 0V signal;
in the last line, VD03 is a 0V signal, and in the current line, VD03 is a +5V signal;
in the last line, VD04 is a-5V signal, and in the current line, VD04 is a 0V signal;
therefore, in the prior art, when the data signal is switched from row 2 to row 3, the data signal jumps from a lower level to a higher level, the disturbance tendency of the common electrode signal VCOM0 is the same, which results in a larger disturbance, and the time required for the common electrode signal VCOM0 to recover is longer. In the conventional driving sequence, the charging time of each sub-pixel is equally divided, and the common electrode signal VCOM0 cannot return to the set potential before the end of the enabling period of the data selection signal CKHV3 of the blue sub-pixel 013, so that the data signals VDA0 of the sub-pixels in the affected region (the fourth edge region QZ014 and the sixth edge region QZ016 shown below) are coupled therewith, and the corresponding sub-pixels are loaded with incorrect data signals, which is a lateral crosstalk phenomenon. It is understood that the set potential may be "0V" potential, or a potential at which the liquid crystal is in a non-driving deflection state after correction and compensation, and the specific potential value thereof may be set according to the actual requirement of the display panel 10, which is not limited thereto.
Before the display panel 10 is produced, a plurality of tests, such as a stability test, a special screen display effect test, etc., are usually performed. And (4) the test result is qualified, and the product can be delivered, otherwise, the product is not delivered.
Illustratively, the special screen display effect test may include testing the display effect of the squared figure screen shown in fig. 4. The squared figure may include a central area QZ015, and an edge area surrounding the periphery of the central area, which are: a first edge region QZ011, a second edge region QZ012, a third edge region QZ013, a fourth edge region QZ014, a fifth edge region QZ019, a sixth edge region QZ016, a seventh edge region ZQ017, and an eighth edge region ZQ 018. In the display effect test, the center area QZ015 lights up only the third color sub-pixels 230, and each edge area display is displayed with the same brightness value (gray scale value), so as to determine whether the display panel 10 has the problem of transverse (along the row direction X) crosstalk or longitudinal (along the column direction Y) crosstalk at the set driving timing.
Due to the existence of the above-mentioned horizontal crosstalk problem, the edge areas on the left and right sides of the central area QZ015 are displayed abnormally, that is, the display luminance thereof is different from those of the other edge areas, that is, the display luminance of the fourth edge area QZ014 and the sixth edge area QZ016 is different from those of the first edge area QZ011, the second edge area QZ012, the third edge area QZ013, the fifth edge area QZ019, the seventh edge area ZQ017 and the eighth edge area ZQ018, that is, the horizontal crosstalk exists, and the test is failed.
In view of the above problem of lateral crosstalk, embodiments of the present invention provide a driving method for a display panel, in which a pulse duration of a data voltage of a third color sub-pixel and a data voltage of a fourth color sub-pixel are extended, so that a common electrode signal can be restored to a set potential before an effective charging period of the data voltage of the third color sub-pixel is terminated (end time), and thus charging conditions of other sub-pixels are not affected, and a horizontal disturbance phenomenon is further improved. A driving method of a display panel and a display device according to an embodiment of the present invention are exemplarily described below with reference to fig. 5 to 19.
Referring to fig. 5 and 6, the display panel 10 includes a plurality of pixel units 110, and the plurality of pixel units 110 are arranged in an array; the plurality of pixel units 110 include a plurality of first pixel units 111 and a plurality of second pixel units 112; the first pixel units 111 and the second pixel units 112 are arranged at intervals along the row direction X; along the column direction Y, the first pixel units 111 are arranged in sequence or the second pixel units 112 are arranged in sequence; the first pixel unit 111 includes 2 rows and 3 columns of sub-pixels 151; the second pixel unit 112 includes 2 rows and 3 columns of sub-pixels 151; the first row of pixel units of the first pixel unit 111 comprises a first color sub-pixel 210, a second color sub-pixel 220 and a third color sub-pixel 230 which are sequentially arranged; the second row of the first pixel unit 11 includes a first color sub-pixel 210, a second color sub-pixel 220 and a fourth color sub-pixel 240 arranged in sequence; the first row of pixel units of the second pixel unit 112 comprises a first color sub-pixel 210, a second color sub-pixel 220 and a fourth color sub-pixel 240 which are sequentially arranged; the second row of pixel units of the second pixel unit 112 includes a first color sub-pixel 210, a second color sub-pixel 220, and a third color sub-pixel 230, which are sequentially arranged.
The first pixel units 111 and the second pixel units 112 are sequentially arranged at intervals along the row direction X to form pixel rows, and each pixel row includes a first color sub-pixel 210, a second color sub-pixel 220, a third color sub-pixel 230, and a fourth color sub-pixel 240. Meanwhile, the sub-pixels 151 in the first pixel unit 111 are arranged in three pixel columns along the column direction Y, and the sub-pixels 151 in the second pixel unit 112 are arranged in three pixel columns along the column direction Y; the pixel column includes three different sub-pixel arrangement modes, specifically: one pixel column includes only the first color sub-pixel 210, another pixel column includes only the second color sub-pixel 220, and yet another pixel column includes only the third color sub-pixel 230 and the fourth color sub-pixel 240.
Illustratively, with continued reference to fig. 6, the display panel 10 further includes a plurality of data lines 140; each column of sub-pixels 151 is connected to the same data line 140.
Wherein, the data signals are provided to the sub-pixels 151 in the same column through the same data line 140. Illustratively, the data lines connecting the pixel columns of the third color sub-pixel 230 and the fourth color sub-pixel 240 are shown as D1, D2, D3, and D4, respectively.
Note that the lengths of the data lines D1, D2, D3, and D4 shown in fig. 6 are different from the lengths of the other data lines 140 extending in the same direction, and reference numerals are given only for convenience. In an actual panel structure of the display panel 10, the lengths of the data lines 140 may be the same or different, and may be set according to actual requirements of the display panel 10, which is not limited in the embodiment of the present invention.
Illustratively, with continued reference to fig. 6, the display panel 10 further includes multiplexing circuits 160, each multiplexing circuit 160 including an input terminal 161 and three output terminals 162; the multiplexing circuit 160 includes a plurality of selection circuit groups 164, each of which includes a first multiplexing circuit 1641 and a second multiplexing circuit 1642; along the row direction X, the odd-numbered column data lines 140 are electrically connected to the output terminals of the first multiplexing circuit 1641 in a one-to-one correspondence manner, the even-numbered column data lines 140 are electrically connected to the plurality of output terminals 162 of the second multiplexing circuit 1642 in a one-to-one correspondence manner, the first multiplexing circuit 1641 and the second multiplexing circuit 1642 are electrically connected to the data signal interface 322 of the driver chip 320 in a one-to-one correspondence manner, the first multiplexing circuit 1641 is electrically connected to the data signal interface 322 through the first connection line 311, and the second multiplexing circuit 1642 is electrically connected to the data signal interface 322 through the second connection line 312.
The multiplexer circuit 160 may also be referred to as a multiplexer, a data selector, a data selection circuit, or a Demux circuit. The multiplexing circuit 160 can gate the data signal of the same input terminal 161 to three different output terminals 162 to apply to the pixel columns of the corresponding column, so that the number of the connecting lines between the input terminal 161 and the data signal interface 322 can be reduced on the premise that the number of the pixel columns is not changed, thereby reducing the number of the routing lines of the lower frame of the display panel 10, being beneficial to reducing the wiring reserved space, realizing the narrower lower frame design, and improving the screen occupation ratio.
The driving polarities of the data signals transmitted by the first multi-path selection circuits 1641 are the same, and the driving polarities of the data signals transmitted by the second multi-path selection circuits 1642 are the same. Illustratively, the former is a positive polarity signal, and the latter transmits a negative polarity signal; alternatively, the former transmits a negative polarity signal, and the latter transmits a negative polarity signal, which is not limited in the embodiment of the present invention. Meanwhile, the polarity output cycle supported by the data signal interface 322 of the driving chip 320 is "+, -,", and "", and the first multiplexing circuits 1641 and the second multiplexing circuits 1642 are sequentially arranged at intervals, so that the first connecting lines 311 and the second connecting lines 312 are not crossed, and no jumper is needed, thereby facilitating the arrangement of the first connecting lines 311 and the second connecting lines 312 in the same film layer, further being beneficial to ensuring the thin design of the display panel 10 and meeting the interface requirement of the driving chip 320.
It should be noted that fig. 6 only exemplarily shows that the entire multiplexer circuit 160 has a 2:6 structure, and in other embodiments, the multiplexer circuit may also be set to be 1:3 or other multiplexer circuit structures known to those skilled in the art, which is neither described nor limited in this embodiment of the present invention.
Illustratively, with continued reference to fig. 6, each multiplexing circuit 160 includes a first transistor 1601, a second transistor 1602, and a third transistor 1603; the input terminals of the first transistor 1601, the second transistor 1602, and the third transistor 1603 of each multiplexing circuit 160 are electrically connected, which is the input terminal 161 of the multiplexing circuit 160; the output terminals of the first transistor 1601, the second transistor 1602, and the third transistor 1603 of each multiplexing circuit 160 are the three output terminals 162 of the multiplexing circuit 160, respectively.
The control terminals of the transistors of the first transistor 1601, the second transistor 1602, and the third transistor 1603 are enabled in a time-sharing manner, so that the output terminal 162 corresponding to each transistor and the input terminal 161 thereof are gated in a time-sharing manner, and further, the data signal is gated in a shunt manner. Meanwhile, the formation process of the multiplexing circuit 160 may be integrated with the formation process of the scan driving circuit and the pixel driving circuit in the display panel, thereby ensuring that the manufacturing process of the display panel 10 is simple.
It should be noted that fig. 6 only exemplarily shows that the first transistor 1601, the second transistor 1602, and the third transistor 1603 in the multiplexing circuit 160 are all N-type transistors. In other embodiments, each transistor type in the multiplexing circuit 160 may also be a P-type transistor; or part of the N-type transistor is an N-type transistor, and part of the N-type transistor is a P-type transistor; or other types of switch control circuit components known to those skilled in the art, which are not described nor limited in this embodiment of the present invention.
It is understood that the display panel 10 may further include scan lines (not shown in fig. 6), the scan lines and the data lines crossing to define sub-pixel regions, and the sub-pixels 151 are disposed in the sub-pixel regions. In addition, the display panel 10 may further include a scan driving circuit, an anti-static circuit, and other circuit structures known to those skilled in the art, and other film structures known to those skilled in the art, which are not described or limited herein.
On this basis, fig. 6 also exemplarily shows a driving polarity distribution of the display panel. Referring to fig. 6, based on the above arrangement of the sub-pixels, the driving polarity distribution of the sub-pixels may be: the polarities of the data voltages of the sub-pixels in the same column are the same, and the polarities of the data voltages of the sub-pixels alternate along the row direction X. Illustratively, the sub-pixels 151 of the same column are all driven with positive polarity (+) or are all driven with negative polarity (-); the sub-pixels 151 in the same row are driven in a manner of alternating positive polarity and negative polarity. That is, the display panel 10 is driven by a driving method of polarity row inversion to display the to-be-displayed image; in addition, the driving method of polarity row inversion is also beneficial to delaying the aging speed of the liquid crystal, thereby being beneficial to prolonging the service life of the display panel 10.
On this basis, referring to fig. 7, the driving method of the display panel may include:
and S600, sequentially providing data voltage pulses to the sub-pixels with different colors of each row of sub-pixels.
In which the data voltage pulse period allows the data signal to be gated to the corresponding data line by the multiplexer, and the scan pulse (the enable period of the gate-on signal, for example, the high-level period in any of fig. 8-10) allows the data signal to be loaded to the pixel electrode of the sub-pixel from the data line. This step may include: in the enabling period of the gate-on signal of each row, a data voltage signal is loaded to each sub-pixel in the sub-pixels of the row through the data line.
For example, with reference to fig. 6, and with reference to any of fig. 8-10, when the gate-on signal VG02 of row 2 is enabled, each data line 140 provides a data signal to the sub-pixel 151 of row 2; when the gate-on signal VD03 of the 3 rd row is enabled, each data line 140 supplies a data signal to the subpixel 151 of the 3 rd row. Similarly, by updating the data signals of the sub-pixels 151 in the row 1 to the last row, the refreshing of the display frame of the display panel 10 can be realized.
With continuing reference to FIG. 6 and with further reference to any of FIGS. 8-10, the data voltage pulse duration T of the third color sub-pixel 230H3Is longer than the data voltage pulse duration T of the first color sub-pixel 210H1And a data voltage pulse duration T greater than that of the second color sub-pixel 220H2(ii) a The data voltage pulse duration of the fourth sub-pixel 240 (not separately shown in FIG. 8, refer to TH3Understood) is greater than the data voltage pulse duration T of the first color sub-pixel 210H1And a data voltage pulse duration T greater than that of the second color sub-pixel 220H2。
In fig. 8-10, VD1, VD2, VD3, and VD4 are data signals applied to data lines D1, D2, D3, and D4, respectively, and VDA1 and VCOM1 represent sub-pixel charging signals and common electrode signals on the left and right sides of the central region respectively after the improvement of the embodiment of the present invention. The trend of the data signal can be understood by referring to the explanation of the data signal in fig. 3, which is not described herein. The charging period of each sub-pixel 151 may be understood as a time length between a start time of its corresponding data selection signal and an end time of an enable period of the gate-on signal of the sub-pixel 151 of the current row, including a data voltage pulse period. As described above, by setting the data voltage pulse duration of the third color sub-pixel 230 and the fourth color sub-pixel 240 to be longer, the charging duration of the third color sub-pixel 230 and the fourth color sub-pixel 240 can be made longer, and in the charging duration, before the end time of the data selection signal enabling period of the third color sub-pixel 230, the common electrode signal VCOM1 can be restored to the set potential from the state of the additional coupling electric signal, so as not to affect the data signals VDA1 of the other sub-pixels 151 located on the left and right sides thereof, and thus the data signal loading of the corresponding sub-pixel 151 is accurate, that is, the corresponding sub-pixel 151 can be loaded with the correct data signal, and the display frame to be displayed with the preset gray scale can be improved, thereby even avoiding the lateral crosstalk phenomenon.
It can be understood that, while the data voltage pulse duration of the third color sub-pixel 230 and the fourth color sub-pixel 240 is prolonged, the charging sequence of the first color sub-pixel 210, the second color sub-pixel 220 and the third color sub-pixel 230 in the same row can be set according to the actual requirement of the display panel 10. The charging sequence of each sub-pixel 151 is determined by the sequence of the enable periods of the data selection signals.
For example, in fig. 8, the charging sequence is: a first color sub-pixel 210, a second color sub-pixel 110, and a third color sub-pixel 230.
For example, in fig. 9, the charging sequence is: a first color sub-pixel 210, a third color sub-pixel 230, and a second color sub-pixel 110.
For example, in fig. 10, the charging sequence is: a third color sub-pixel 230, a first color sub-pixel 210, and a second color sub-pixel 110.
In other embodiments, the charging sequence of each sub-pixel 151 may also be other sequences known to those skilled in the art, and this is not repeated and is not limited in this embodiment of the present invention.
It should be noted that fig. 6 only illustrates the data lines 140 in straight lines and the sub-pixels 151 in rectangles, but the present invention is not limited to the display panel in the driving method of the display panel according to the embodiment of the present invention. In an actual product structure of the display panel 10, a wiring manner (including a routing outline shape, a routing line width, and the like) of the data line 140 may be any manner known to those skilled in the art, and a shape of the sub-pixel 151 is defined by an area defined by the data line 140 and the scan line, and may be any shape known to those skilled in the art, which is not described or limited herein again.
Optionally, with reference to fig. 8 to fig. 10, based on fig. 7, in the method for driving a display panel according to the embodiment of the present invention, S600 may include: in the scanning pulse of each row of sub-pixels, data voltage pulses are sequentially supplied to the sub-pixels of different colors of the row of sub-pixels.
Here, the scan pulse is understood as an enable period of a gate-on signal (scan signal), in which a data write channel of the pixel driving circuit of the sub-pixels of the current row is opened, allowing a data signal to be loaded into the pixel electrodes of the sub-pixels of the current row.
For example, in any of fig. 8-10, the scan pulse of the sub-pixel in the 2 nd row is the period between the enable level start time TG21 of the gate-on signal VG02 of the sub-pixel in the 2 nd row and the enable level end time TG22 thereof, and the scan pulse of the sub-pixel in the 3 rd row is the period between the enable level start time TG31 of the gate-on signal VD03 of the sub-pixel in the 3 rd row and the enable level end time TG32 thereof; the scanning pulses of the sub-pixels in other rows can be analogized, and are not described in detail herein.
The data voltage pulse is understood as an enabling period of a data selection signal of a sub-pixel, and in the period, the multi-path selection circuit gates a data channel of the sub-pixel of a certain color to allow a data signal to be loaded on a data line corresponding to the sub-pixel of the current color.
For example, in any of FIGS. 8-10, the data voltage pulse of the first color sub-pixel is the enable period of the first data selection signal CKHV1, i.e. denoted by TH1The data voltage pulse of the second color sub-pixel is the enable period of the second data select signal CKHV2, i.e. denoted TH2The data voltage pulse of the third color sub-pixel and the data voltage pulse of the fourth color sub-pixel are both enabled period of the third data selection signal CKHV3, i.e. mark TH3A period of time.
Therefore, when the data signals are gated to the data lines by the multi-path selection circuit, the data signals on the data lines can be synchronously loaded into the sub-pixels along with the data signals, and the middle storage process that the data signals are stored on the data lines does not exist, so that on one hand, the data signals are less in loss, on the other hand, the mutual influence of the data signals between two adjacent lines is less, the vertical crosstalk can be avoided, and the picture display effect of the display panel is better.
Meanwhile, when the data voltage pulses of the sub-pixels with different colors in the same row are all set in the scanning pulse of the sub-pixels in the current row, the charging time of the data signals of the sub-pixels with different colors is still sufficient, so that the display panel can normally display the picture to be displayed.
With continued reference to any of fig. 8-10 with the above understanding of the scan pulse and the data voltage pulse, the enable periods of the data select signals for the sub-pixels of each color in the sub-pixels of row 2 are all within the scan pulse of the sub-pixels of row 2, i.e., after the enable level start time TG21 of the gate turn-on signal VG02 of the sub-pixels of row 2, and before the enable level end time TG22 thereof; the enabling periods of the data selection signals of the sub-pixels with various colors in the sub-pixel of the 3 rd row are all within the scanning pulse of the sub-pixels of the 3 rd row, namely after the enabling level starting time TG31 of the gate-on signal VG03 of the sub-pixels of the 3 rd row and before the enabling level ending time TG 32.
In other embodiments, the data signal may be loaded to the data line first and then loaded to the sub-pixel. Therefore, the time interval of the data voltage pulse and the scanning pulse interval (non-enabling level) time interval of the scanning signal have time overlap, so that the data signal can be pre-loaded on the data line by utilizing the time of the scanning pulse interval, the time utilization rate can be improved, and the total time for refreshing a frame can be shortened; or on the premise that the frame refreshing frequency is kept unchanged, the data voltage pulse duration of the third color sub-pixel and the data voltage pulse duration of the fourth color sub-pixel are prolonged, and the data voltage pulse duration of the first color sub-pixel and the data voltage pulse duration of the second color sub-pixel are not changed, so that the various color sub-pixels in the display panel are normally charged, and the display panel is ensured to have a good picture display effect.
Hereinafter, a driving method and a driving timing when at least a part of the data voltage pulse is positioned in the scan pulse gap will be exemplarily described with reference to fig. 11 to 16.
Alternatively, on the basis of fig. 7, referring to fig. 11, in the driving method of the display panel provided in the embodiment of the present invention, S600 may include S611 and S612.
S611, before the start of the scanning pulse of the sub-pixels in the row, a data voltage pulse is supplied to the sub-pixels of one color of the sub-pixels in the row.
Before the scanning pulse starts, the data signal can not be loaded to the sub-pixel by the data line; at this time, the data voltage pulse is provided to the sub-pixel of one color, and the data signal of the sub-pixel of the one color can be started to be correspondingly loaded to the data line electrically connected with the sub-pixel of the one color in advance, so that the data signal can be started to be loaded on the data line of the sub-pixel of the one color in advance by using the scan pulse gap time.
And S612, sequentially providing data voltage pulses to the sub-pixels of other colors in the sub-pixels of the row in the scanning pulse of the sub-pixels of the row.
In the scanning pulse, the data signal can be loaded to the sub-pixel by the data line; at the moment, the data signals of the sub-pixels of other colors are sequentially gated to the data lines by the multi-path selection circuit and are loaded to the sub-pixels by the data lines; meanwhile, the data signals pre-loaded on the data lines in S611 are synchronously loaded to the sub-pixels, so that the loading of the data signals of the sub-pixels of various colors in the display panel is completed, that is, the charging process of the sub-pixels of various colors is completed.
Therefore, the data signal can be loaded to the data line corresponding to the sub-pixel of one color in the sub-pixels of the row in the interval of the scanning pulse of the previous row and the current row, so that the charging time of the data line is advanced, the time utilization rate can be improved, and the total time for refreshing one frame can be shortened; or on the premise that the frame refreshing frequency is kept unchanged, the data voltage pulse duration of the third color sub-pixel and the data voltage pulse duration of the fourth color sub-pixel are prolonged, and the data voltage pulse duration of the first color sub-pixel and the data voltage pulse duration of the second color sub-pixel are not changed, so that the various color sub-pixels in the display panel are normally charged, and the display panel is ensured to have a good picture display effect.
Illustratively, referring to fig. 12 and 13, before the scan pulse of the sub-pixels in row 2 starts, i.e. before the time instant TG21, the data voltage pulse is provided to the sub-pixels in the first color of the sub-pixels in row 2, i.e. the start time of the enable level of the first data selection signal CKHV1 is earlier than the start time instant TG21 of the scan pulse. In the scan pulse of the sub-pixel in the 2 nd row, i.e. between the enable level start time TG21 of the gate-on signal VG02 of the sub-pixel in the 2 nd row and the enable level end time TG22 thereof, the data voltage pulse is supplied to the second color sub-pixel and the third color sub-pixel (or the fourth color sub-pixel) of the sub-pixel in the 2 nd row, i.e. the enable level start times of the second data selection signal CKHV2 and the third data selection signal CKHV3 are located between the enable level start time TG21 of the gate-on signal VG02 of the sub-pixel in the 2 nd row and the enable level end time TG22 thereof. The charging sequence of the sub-pixel in row 3 can be analogized, and is not described herein.
In other embodiments, before the start of the scan pulse of the sub-pixels in the row, the data voltage pulse may be provided to the sub-pixels in the second color or the sub-pixels in the third color of the sub-pixels in the row, which may be set according to actual requirements of the display panel and the driving method thereof, and the embodiment of the invention is not limited thereto.
Alternatively, on the basis of fig. 7, referring to fig. 14, in the driving method of the display panel provided in the embodiment of the present invention, S600 may include S621 and S622.
S621, before the start of the scan pulse of the sub-pixels in the current row, sequentially supplying the data voltage pulses to the sub-pixels of two colors in the sub-pixels in the current row.
When the duration of the scanning pulse gap is longer than that of the data voltage pulse, the data voltage pulses of two colors can be arranged before the scanning pulse of the sub-pixels of the row starts, so that the data signals corresponding to the sub-pixels of the two colors are loaded onto the data line by fully utilizing the time of the scanning pulse gap.
In step S622, data voltage pulses are sequentially supplied to the sub-pixels of the other colors in the sub-pixels of the current row in the scanning pulse of the sub-pixels of the current row.
Wherein, this step can include: writing the pre-loaded data signals into the sub-pixels through the data lines; and gating the sub-pixels of other colors in the sub-pixels of the row to the data lines by the multi-path selection circuit, and loading the sub-pixels by the data lines so as to complete the loading of the data signals of the sub-pixels of various colors in the display panel, namely completing the charging process of the sub-pixels of various colors.
Therefore, data signals can be loaded to the data lines corresponding to the sub-pixels with two colors in the sub-pixels of the row in the interval between the scanning pulse of the previous row and the scanning pulse of the current row, so that the charging time of the data lines is advanced, the time utilization rate can be improved, and the total time for refreshing a frame can be shortened; or on the premise that the frame refreshing frequency is kept unchanged, the data voltage pulse duration of the third color sub-pixel and the data voltage pulse duration of the fourth color sub-pixel are prolonged, and the data voltage pulse duration of the first color sub-pixel and the data voltage pulse duration of the second color sub-pixel are not changed, so that the various color sub-pixels in the display panel are normally charged, and the display panel is ensured to have a good picture display effect.
For example, referring to fig. 15, before the scan pulse of the sub-pixels in the 2 nd row starts, i.e. before the time instant TG21, the data voltage pulses are provided to the sub-pixels in the first color and the sub-pixels in the third color of the sub-pixels in the 2 nd row, i.e. the start time of the enable level of the first data selection signal CKHV1 and the start time of the enable level of the third data selection signal CKHV3 are both earlier than the start time instant TG21 of the scan pulse. In the scan pulse of the sub-pixels in the 2 nd row, i.e. between the enable level start time TG21 of the gate-on signal VG02 of the sub-pixels in the 2 nd row and the enable level end time TG22 thereof, the data voltage pulse is provided to the sub-pixels of the second color of the sub-pixels in the 2 nd row, i.e. the enable level start time of the second data selection signal CKHV2 is between the enable level start time TG21 of the gate-on signal VG02 of the sub-pixels in the 2 nd row and the enable level end time TG22 thereof. The charging sequence of the sub-pixel in row 3 can be analogized, and is not described herein.
For example, referring to fig. 16, before the scan pulse of the sub-pixels in the 2 nd row starts, i.e. before the time instant TG21, the data voltage pulses are provided to the sub-pixels in the first color and the sub-pixels in the second color of the sub-pixels in the 2 nd row, i.e. the start time of the enable level of the first data selection signal CKHV1 and the start time of the enable level of the second data selection signal CKHV2 are both earlier than the start time instant TG21 of the scan pulse. In the scan pulse of the sub-pixels in the 2 nd row, i.e. between the enable level start time TG21 of the gate-on signal VG02 of the sub-pixels in the 2 nd row and the enable level end time TG22 thereof, the data voltage pulse is supplied to the sub-pixels of the third color of the sub-pixels in the 2 nd row, i.e. the enable level start time of the third data selection signal CKHV3 is between the enable level start time TG21 of the gate-on signal VG02 of the sub-pixels in the 2 nd row and the enable level end time TG22 thereof. The charging sequence of the sub-pixel in row 3 can be analogized, and is not described herein.
In other embodiments, before the start of the scan pulse of the sub-pixels in the row, the data voltage pulse may be provided to the sub-pixels in the second color and the sub-pixels in the third color of the sub-pixels in the row, which may be set according to actual requirements of the display panel and the driving method thereof, and the embodiment of the invention is not limited thereto.
In the above embodiments, based on the relative length between the duration of the scan pulse interval and the duration of the data voltage pulse, the data voltage pulse that is earlier than the start of the scan pulse may be completely located in the scan pulse interval or partially located in the scan pulse interval, so as to fully utilize the time of the scan pulse interval, thereby ensuring that the sub-pixels of each color are normally charged. The following description will be given for an exemplary case by case with reference to fig. 12, 13, 15, and 16.
In the foregoing embodiment, optionally, with continued reference to fig. 13 or fig. 16, before the start of the scan pulse of the sub-pixels in the current row, the data voltage pulse of the sub-pixels in the current row supplied with the data voltage pulse is located in the scan pulse gap of the sub-pixels in two adjacent rows.
Illustratively, referring to fig. 13, before the scan pulse of the sub-pixels of the 2 nd row starts, i.e., before the time instant TG21, the end time instant of the data voltage pulse of the first data selection signal CKHV1 ahead of the scan pulse is before the time instant TG21, so that the data voltage pulse is positioned in the scan pulse gap; similarly, before the scan pulse of the sub-pixels in the 3 rd row starts, i.e., before the time TG31, the end time of the data voltage pulse of the first data selection signal CKHV1, which is earlier than the scan pulse, is before the time TG31, so that the data voltage pulse is between the time TG22 and the time TG31, i.e., in the scan gap.
Illustratively, referring to fig. 16, before the scan pulse of the sub-pixels of the 2 nd row starts, i.e., before the time instant TG21, the end time of the data voltage pulse of the first data selection signal CKHV1 and the end time of the data voltage pulse of the second data selection signal CKHV2, which are ahead of the scan pulse, are both before the time instant TG21, so that the data voltage pulses of the sub-pixels of the first color and the sub-pixels of the second color are located in the scan pulse gap; similarly, before the start of the scan pulse of the sub-pixel in the 3 rd row, i.e. before the time instant TG31, the end time of the data voltage pulse of the first data selection signal CKHV1 and the end time of the data voltage pulse of the second data selection signal CKHV2 that are ahead of the scan pulse are both before the time instant TG31, so that the data voltage pulses of the first color sub-pixel and the second color sub-pixel are both between the time instant TG22 and the time instant TG31, i.e. in the scan gap.
In the above embodiment, optionally, with continued reference to fig. 12 or fig. 15, before the start of the scan pulse of the sub-pixels in the current row, the data voltage pulse of the sub-pixels in the current row of one color supplied with the data voltage pulse overlaps with the scan pulse of the sub-pixels in the current row.
Illustratively, referring to fig. 12, the start time of the data voltage pulse of the first data selection signal CKHV1 is earlier than the start time TG21 of the scan pulse of the sub-pixel of the row 2, and the end time of the data voltage pulse of the first data selection signal CKHV1 is later than the start time TG21 of the scan pulse of the sub-pixel of the row 2, so that the data voltage pulse of the sub-pixel of the first color and the scan pulse overlap with each other. The driving sequence in row 3 can be derived in the same way, and is not described herein.
Illustratively, referring to fig. 15, the start time of the data voltage pulse of the third data select signal CKHV3 is earlier than the start time TG21 of the scan pulse of the sub-pixels in the row 2, and the end time of the data voltage pulse of the third data select signal CKHV3 is later than the start time TG21 of the scan pulse of the sub-pixels in the row 2, so that the data voltage pulse of the sub-pixels in the third color is overlapped with the scan pulse. The driving sequence in row 3 can be derived in the same way, and is not described herein.
In the above embodiments, the time margins before and after the data voltage pulse is located in the scan pulse gap, and the overlapping time lengths of the data voltage pulse and the scan pulse may be set according to actual requirements of the display panel and the driving method thereof, which is not limited in the embodiments of the present invention.
In the foregoing embodiment, optionally, with continued reference to any one of fig. 8, 9, 10, 12, 13, 15, or 16, before the start of the scan pulse of the sub-pixels in the current row, the data voltage pulse of the sub-pixels in the current row supplied with the data voltage pulse does not overlap the scan pulse of the sub-pixels in the previous row.
Therefore, the data voltage pulse corresponding to the sub-pixels in the same row can be set between the end time of the scanning pulse of the sub-pixels in the previous row and the end time of the scanning pulse of the sub-pixels in the current row, so that the time length of the scanning pulse interval is fully utilized, meanwhile, the influence of the data signals of the sub-pixels in the previous row on the data signals of the sub-pixels in the current row is avoided, and the sub-pixels are further ensured to be normally charged.
For example, referring to any one of fig. 8-10, the data voltage pulses of the sub-pixels in the same row are all located in the scan pulse of the sub-pixels in the row, and the scan pulse of the sub-pixels in the row is not overlapped with the scan pulse of the sub-pixels in the previous row, so that the data voltage pulse of the row is not overlapped with the scan pulse of the previous row.
Illustratively, referring to fig. 12 and 13, among the data voltage pulses of the sub-pixels of the 3 rd row, the data voltage pulse of the sub-pixel of the first color is ahead of its scan pulse, the data voltage pulses of the sub-pixels of the second color and the sub-pixels of the third color are both within its scan pulse, and the data voltage pulse of the sub-pixel of the first color is after the end time of the scan pulse of the sub-pixel of the 2 nd row, i.e., it lags behind the scan pulse of the sub-pixel of the 2 nd row, and does not overlap therewith.
Illustratively, referring to fig. 15, among the data voltage pulses of the sub-pixels in the 3 rd row, the data voltage pulses of the first color sub-pixel and the third color sub-pixel are ahead of their scan pulses, the data voltage pulse of the second color sub-pixel is within their scan pulses, and the data voltage pulse of the first color sub-pixel is after the end time of the scan pulse of the sub-pixel in the 2 nd row, i.e., it lags behind the scan pulse of the sub-pixel in the 2 nd row, and does not overlap with it.
Illustratively, referring to fig. 16, among the data voltage pulses of the sub-pixels in the 3 rd row, the data voltage pulses of the first color sub-pixel and the second color sub-pixel are ahead of their scan pulses, the data voltage pulse of the third color sub-pixel is within their scan pulses, and the data voltage pulse of the first color sub-pixel is after the end time of the scan pulse of the sub-pixel in the 2 nd row, i.e., it lags behind the scan pulse of the sub-pixel in the 2 nd row, and does not overlap with it.
In other embodiments, when the data voltage pulses of the sub-pixels in the same row are in other sequence, it is also necessary to set the data voltage pulses of the current row not to overlap with the scan pulses of the previous row to ensure that there is no mutual influence between the data signals of adjacent rows, so as to ensure that the sub-pixels in each row are charged normally, to avoid crosstalk, and to ensure that the display panel has a better image display effect.
Whether the data voltage pulse and the scanning pulse are overlapped or not and the overlapping time length of the data voltage pulse and the scanning pulse can be flexibly set according to the duration of the data voltage pulse, the scanning pulse and the scanning pulse gap, so that the time utilization rate is improved, the display panel is fully charged, the picture can be normally displayed, and meanwhile, the flexibility of the setting of the driving time sequence in the driving method of the display panel provided by the embodiment of the invention is improved.
In the above embodiment, optionally, referring to fig. 17 and 18, the area of the third color sub-pixel 230 or the fourth color sub-pixel 240 is larger than the area of the first color sub-pixel 210 and is larger than the area of the second color sub-pixel 220.
In each pixel unit 110, the number of the first color sub-pixel 210 and the second color sub-pixel 220 is two, and the number of the third color sub-pixel 230 and the fourth color sub-pixel 240 is one, so that the area of a single sub-pixel of the sub-pixel 151 with a small number is large, thereby being beneficial to uniform color development, avoiding color cast, and ensuring that the display panel 10 has a good image display effect.
On this basis, with reference to fig. 9, 10, 12, 13 and 15, the timing for providing the data voltage pulse to the third color sub-pixel 230 or the fourth color sub-pixel 240 is before the timing for providing the data voltage pulse to the first color sub-pixel 210 or before the timing for providing the data voltage pulse to the second color sub-pixel 220.
With such an arrangement, the charging time for the third color sub-pixel 230 or the fourth color sub-pixel 240 with a larger area can be made longer, so as to ensure that the third color sub-pixel 230 or the fourth color sub-pixel 240 is sufficiently charged, thereby ensuring that the data signal is correctly written and ensuring that the display panel normally displays the picture.
For example, the charging sequence may include: 210. 230(240), 220; or 230(240), 220, 210; or in other sequences known to those skilled in the art, which are not described or limited in this respect.
Optionally, in the above embodiment, the first color sub-pixel 210, the second color sub-pixel 220, the third color sub-pixel 230, and the fourth color sub-pixel 240 may be respectively one of a red sub-pixel, a green sub-pixel, a blue sub-pixel, and a white sub-pixel, and are different from each other.
Accordingly, the display panel 10 can realize color display and white display, and the image display luminance of the display panel 10 can be improved by using the high light transmittance of the white sub-pixel, thereby being advantageous to ensure a good image display effect.
Illustratively, the first color sub-pixel 210 is a red (R) sub-pixel; the second color sub-pixel 220 is a green (G) sub-pixel; the third color sub-pixel 230 is a blue (B) sub-pixel; the fourth color sub-pixel 240 is a white (W) sub-pixel. Then, in a local range of the display panel, the arrangement and driving polarity of the sub-pixels may be:
R+G-B+R-G+W-R+G-B+R-G+W-R+G-B+R-G+W-
R+G-W+R-G+B-R+G-W+R-G+B-R+G-W+R-G+B-
R+G-B+R-G+W-R+G-B+R-G+W-R+G-B+R-G+W-
R+G-W+R-G+B-R+G-W+R-G+B-R+G-W+R-G+B-
on the basis, the charging time of the blue sub-pixel and the white sub-pixel is longer to ensure that the charging is sufficient, and simultaneously ensure that the coupling potential change of the common electrode signal caused by the data signal can be returned to the set potential in the charging period, thereby avoiding the problem of horizontal disturbance.
Meanwhile, the area of a single blue sub-pixel or the area of a single white sub-pixel is larger than the area of a single red sub-pixel and the area of a single green sub-pixel, so that the matching of white point coordinates is facilitated, white balance is realized, and the chromaticity requirement is met.
Illustratively, with continued reference to fig. 18, the area of the single white sub-pixel may be smaller than the area of the single blue sub-pixel, so that the luminance of the white sub-pixel is not too high while ensuring a high display luminance of the display panel, thereby facilitating the matching of white point coordinates and achieving white balance.
In the above embodiments, the relative sizes of the green sub-pixel area and the red sub-pixel area can be set according to the actual requirements of the display panel and the driving method thereof, which is not limited by the embodiment of the invention.
In other embodiments, the color of each sub-pixel 151 may be other colors known to those skilled in the art, and may be set according to the actual requirement of the display panel 10, which is not limited in the embodiments of the present invention.
It should be noted that fig. 17 illustrates the data lines 140 only by way of example in a straight line, and fig. 18 illustrates the data lines 140 only by way of example in a broken line; each of fig. 17 and 18 illustrates the sub-pixel 151 as a rectangle, but does not limit the display panel in the driving method of the display panel according to the embodiment of the present invention. In an actual product structure of the display panel 10, a wiring manner (including a routing outline shape, a routing line width, and the like) of the data line 140 may be any manner known to those skilled in the art, and a shape of the sub-pixel 151 is defined by an area defined by the data line 140 and the scan line, and may be any shape known to those skilled in the art, which is not described or limited herein again.
On the basis of the foregoing embodiments, an embodiment of the present invention further provides a display device, where the display device includes any one of the display panels provided in the foregoing embodiments, so that the display device also has the technical effects of the display panel provided in the foregoing embodiments, which can be understood with reference to the foregoing description, and details are not repeated herein.
For example, referring to fig. 19, the display device 50 may be a mobile phone. In other embodiments, the display device 50 may also be a tablet computer, a smart wearable device, an in-vehicle display device, or other types of devices, components, or devices with display function and integrated display function known to those skilled in the art, which is not limited by the embodiments of the present invention.
In other embodiments, the display device 50 may further include other structural components known to those skilled in the art, which are not described or limited in this embodiment of the present invention.
It is to be noted that the foregoing is only illustrative of the preferred embodiments of the present invention and the technical principles employed. It will be understood by those skilled in the art that the present invention is not limited to the particular embodiments illustrated herein, but is capable of various obvious changes, rearrangements and substitutions as will now become apparent to those skilled in the art without departing from the scope of the invention. Therefore, although the present invention has been described in greater detail by the above embodiments, the present invention is not limited to the above embodiments, and may include other equivalent embodiments without departing from the spirit of the present invention, and the scope of the present invention is determined by the scope of the appended claims.

Claims (6)

1. The driving method of the display panel is characterized in that the display panel comprises a plurality of pixel units which are arranged in an array; the plurality of pixel units comprise a plurality of first pixel units and a plurality of second pixel units; the first pixel units and the second pixel units are arranged at intervals along the row direction; the first pixel units are sequentially arranged or the second pixel units are sequentially arranged along the column direction; the first pixel unit comprises 2 rows and 3 columns of sub-pixels; the second pixel unit comprises 2 rows and 3 columns of sub-pixels; the first row of pixel units of the first pixel unit comprises a first color sub-pixel, a second color sub-pixel and a third color sub-pixel which are sequentially arranged, and the second row of pixel units of the first pixel unit comprises a first color sub-pixel, a second color sub-pixel and a fourth color sub-pixel which are sequentially arranged; the first row of pixel units of the second pixel unit comprises a first color sub-pixel, a second color sub-pixel and a fourth color sub-pixel which are sequentially arranged, and the second row of pixel units of the second pixel unit comprises a first color sub-pixel, a second color sub-pixel and a third color sub-pixel which are sequentially arranged;
the driving method includes:
sequentially providing data voltage pulses to the sub-pixels of different colors of each row of sub-pixels;
the polarities of the data voltages of the sub-pixels in the same column are the same, and the polarities of the data voltages of the sub-pixels are alternately changed along the row direction;
the data voltage pulse duration of the third color sub-pixel is greater than the data voltage pulse duration of the first color sub-pixel and greater than the data voltage pulse duration of the second color sub-pixel;
the data voltage pulse duration of the fourth color sub-pixel is greater than the data voltage pulse duration of the first color sub-pixel and greater than the data voltage pulse duration of the second color sub-pixel;
sequentially supplying data voltage pulses to the differently colored subpixels of each row of subpixels, comprising: before the scanning pulse of the sub-pixel of the row starts, a data voltage pulse is provided for the sub-pixel of one color of the sub-pixel of the row; sequentially providing data voltage pulses to the sub-pixels of other colors of the sub-pixels of the row in the scanning pulse of the sub-pixels of the row; alternatively, it comprises: before the scanning pulse of the sub-pixel of the row starts, sequentially providing data voltage pulses for the sub-pixels of two colors of the sub-pixel of the row; sequentially providing data voltage pulses to the sub-pixels of other colors of the sub-pixels of the row in the scanning pulse of the sub-pixels of the row;
before the scanning pulse of the sub-pixel of the row starts, the data voltage pulse of the sub-pixel of the row provided with the data voltage pulse is positioned in the scanning pulse gap of the sub-pixels of two adjacent rows; alternatively, before the scanning pulse of the sub-pixels of the row starts, the data voltage pulse of the sub-pixels of one color of the row to which the data voltage pulse is supplied overlaps with the scanning pulse of the sub-pixels of the row.
2. The driving method according to claim 1, wherein sequentially supplying the data voltage pulses to the sub-pixels of different colors of each row of sub-pixels comprises:
in the scanning pulse of each row of sub-pixels, data voltage pulses are sequentially supplied to the sub-pixels of different colors of the row of sub-pixels.
3. The driving method according to claim 1, wherein the data voltage pulse of the sub-pixels of the current row supplied with the data voltage pulse does not overlap with the scan pulse of the sub-pixels of the previous row before the start of the scan pulse of the sub-pixels of the current row.
4. The driving method according to claim 1, wherein the area of the third color sub-pixel or the fourth color sub-pixel is larger than the area of the first color sub-pixel and larger than the area of the second color sub-pixel;
the timing sequence for providing the data voltage pulse for the third color sub-pixel or the fourth color sub-pixel is before the timing sequence for providing the data voltage pulse for the first color sub-pixel, or before the timing sequence for providing the data voltage pulse for the second color sub-pixel.
5. The driving method according to claim 1, wherein the first color sub-pixel is a red sub-pixel; the second color sub-pixel is a green sub-pixel; the third color sub-pixel is a blue sub-pixel; the fourth color sub-pixel is a white sub-pixel.
6. A display device which is driven by the method for driving a display panel according to any one of claims 1 to 5.
CN201911371474.6A 2019-12-26 2019-12-26 Display panel driving method and display device Active CN110992911B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201911371474.6A CN110992911B (en) 2019-12-26 2019-12-26 Display panel driving method and display device
PCT/CN2020/139357 WO2021129798A1 (en) 2019-12-26 2020-12-25 Driving method for display panel and display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201911371474.6A CN110992911B (en) 2019-12-26 2019-12-26 Display panel driving method and display device

Publications (2)

Publication Number Publication Date
CN110992911A CN110992911A (en) 2020-04-10
CN110992911B true CN110992911B (en) 2021-06-15

Family

ID=70077606

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201911371474.6A Active CN110992911B (en) 2019-12-26 2019-12-26 Display panel driving method and display device

Country Status (2)

Country Link
CN (1) CN110992911B (en)
WO (1) WO2021129798A1 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110992911B (en) * 2019-12-26 2021-06-15 华为技术有限公司 Display panel driving method and display device
CN114613338B (en) * 2020-12-08 2023-05-02 咸阳彩虹光电科技有限公司 Pixel data improving method, pixel matrix driving device and display
US11676556B2 (en) * 2021-01-06 2023-06-13 Apple Inc. Row crosstalk mitigation
CN114038379B (en) * 2021-11-29 2023-12-26 京东方科技集团股份有限公司 Sub-pixel starting sequence determination method, sub-pixel starting method and pixel driving circuit

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101034527A (en) * 2006-03-07 2007-09-12 Lg电子株式会社 Driving method for light emitting device
CN103941449A (en) * 2013-01-23 2014-07-23 株式会社日本显示器 Display device and electronic apparatus
CN105549283A (en) * 2014-10-22 2016-05-04 三星显示有限公司 Display apparatus
CN106531096A (en) * 2016-11-28 2017-03-22 武汉华星光电技术有限公司 Driving method of RGBW four-primary-color display panel

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101186878B1 (en) * 2005-08-26 2012-10-02 엘지디스플레이 주식회사 VA mode LCD and driving method thereof
KR101362153B1 (en) * 2007-06-08 2014-02-13 엘지디스플레이 주식회사 Liquid crystal display device and method for driving the same
JP4844598B2 (en) * 2008-07-14 2011-12-28 ソニー株式会社 Scan driver circuit
JP5378592B2 (en) * 2010-03-19 2013-12-25 シャープ株式会社 Display device and display driving method
JP5770073B2 (en) * 2011-11-25 2015-08-26 株式会社ジャパンディスプレイ Display device and electronic device
JP2016050987A (en) * 2014-08-29 2016-04-11 株式会社ジャパンディスプレイ Liquid crystal display device
CN109754769A (en) * 2019-03-18 2019-05-14 武汉华星光电技术有限公司 The driving method of display panel
CN110992911B (en) * 2019-12-26 2021-06-15 华为技术有限公司 Display panel driving method and display device

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101034527A (en) * 2006-03-07 2007-09-12 Lg电子株式会社 Driving method for light emitting device
CN103941449A (en) * 2013-01-23 2014-07-23 株式会社日本显示器 Display device and electronic apparatus
CN105549283A (en) * 2014-10-22 2016-05-04 三星显示有限公司 Display apparatus
CN106531096A (en) * 2016-11-28 2017-03-22 武汉华星光电技术有限公司 Driving method of RGBW four-primary-color display panel

Also Published As

Publication number Publication date
WO2021129798A1 (en) 2021-07-01
CN110992911A (en) 2020-04-10

Similar Documents

Publication Publication Date Title
CN110992911B (en) Display panel driving method and display device
CN106019743B (en) Array substrate, driving method thereof and related device
US11114005B2 (en) Pixel structure and method for driving the same, display panel and display apparatus
KR100982104B1 (en) Active matrix display devices
US9865218B2 (en) Display device
US8477127B2 (en) Liquid crystal display device and method of driving the same
CN111025710B (en) Display panel and display device
US11475857B2 (en) Array substrate and display device
CN111613183B (en) Display panel, driving method of display panel and display device
US10304397B2 (en) Display device
US20090128472A1 (en) Liquid crystal display device and related operating method
CN107886885A (en) Display device and sub-pixel conversion method
JP6314450B2 (en) Electro-optical device and electronic apparatus
CN110010096B (en) Display panel, driving method thereof and display device
CN113870762B (en) Display panel, driving method thereof and display device
TWI408648B (en) Field sequential lcd driving method
CN113741105A (en) Array substrate, driving method thereof and display device
KR20200020328A (en) Organic Light Emitting Diode display panel and Organic Light Emitting Diode display device using the same
CN110879500A (en) Display substrate, driving method thereof, display panel and display device
CN113889047B (en) Driving method of liquid crystal display panel, display device and electronic equipment
US20210408060A1 (en) Array substrate, display apparatus and drive method therefor
US11043178B2 (en) Electro-optical device, driving method for electro-optical device, and electronic apparatus
CN105793916A (en) Electro-optic device, method of driving electro-optic device, and electronic apparatus
KR20200061476A (en) Display device and driving method of the same
CN109859716B (en) Liquid crystal display panel, display device and driving method

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
TA01 Transfer of patent application right

Effective date of registration: 20200818

Address after: 518129 Bantian HUAWEI headquarters office building, Longgang District, Guangdong, Shenzhen

Applicant after: HUAWEI TECHNOLOGIES Co.,Ltd.

Address before: 361101 No. 6999 West Xiangan Road, Xiangan District, Fujian, Xiamen

Applicant before: XIAMEN TIANMA MICRO-ELECTRONICS Co.,Ltd.

TA01 Transfer of patent application right
GR01 Patent grant
GR01 Patent grant