CN110967884A - Array substrate and display panel - Google Patents

Array substrate and display panel Download PDF

Info

Publication number
CN110967884A
CN110967884A CN201911201068.5A CN201911201068A CN110967884A CN 110967884 A CN110967884 A CN 110967884A CN 201911201068 A CN201911201068 A CN 201911201068A CN 110967884 A CN110967884 A CN 110967884A
Authority
CN
China
Prior art keywords
trench
substrate
array substrate
layer
area
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201911201068.5A
Other languages
Chinese (zh)
Inventor
李明娟
卢延涛
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wuhan China Star Optoelectronics Technology Co Ltd
Original Assignee
Wuhan China Star Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wuhan China Star Optoelectronics Technology Co Ltd filed Critical Wuhan China Star Optoelectronics Technology Co Ltd
Priority to CN201911201068.5A priority Critical patent/CN110967884A/en
Publication of CN110967884A publication Critical patent/CN110967884A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/133357Planarisation layers

Abstract

The application provides an array substrate and a display panel, wherein the array substrate comprises a display area and a binding area connected with the display area; the array substrate includes: the liquid alignment structure comprises a substrate, a driving circuit layer, a flat layer and an alignment layer, wherein a groove structure for blocking the diffusion of alignment liquid is formed on one side of the flat layer close to a display area, so that when the alignment liquid is printed or sprayed, the groove can block the alignment liquid from flowing to a binding area, and the problem of poor panel stitching caused by the overflow of the spraying of the alignment liquid in the current display screen technology is solved.

Description

Array substrate and display panel
Technical Field
The application relates to the field of display, in particular to an array substrate and display.
Background
Along with the continuous development of science and technology, the user requires more and more highly to display device's liquid crystal display screen, and liquid crystal display screen accounts for more and more highly, and the lower frame is littleer and more, and integrated circuit and terminal structure apart from the display area distance littleer and more, during printing or spraying join in marriage liquid, join in marriage to liquid and can often can cover flip chip film and terminal structure on, because join in marriage to liquid mobility fine and have insulating nature, join in marriage to the liquid levelling back, can lead to the display panel pressfitting bad.
Namely, the problem of poor pressing of a panel binding area caused by overflow of alignment liquid exists in the current display screen technology.
Disclosure of Invention
The embodiment of the application provides an array substrate and a display panel, and aims to solve the problem that poor pressing of the panel caused by overflowing of alignment liquid spraying in the current display screen technology.
The application provides an array substrate, including the display area, with the district that binds that the display area is connected, array substrate includes:
a substrate;
a driving circuit layer formed on one side of the substrate;
the planarization layer is formed on one side, away from the substrate, of the driving circuit layer, and is arranged between the display area and the binding area, and a groove is formed in the planarization layer;
the alignment layer is formed on one side, far away from the driving circuit layer, of the planarization layer;
and a driving terminal formed at the bonding region. In the display substrate according to an embodiment of the present invention, the depth of the groove structure is one half to one third of the thickness of the flat layer. In the display substrate provided in the embodiment of the present invention, the groove has a strip structure.
In some embodiments, the planarization layer includes a groove.
In some embodiments, the planarization layer comprises at least two parallel arranged groove structures.
In some embodiments, the at least two groove structures are equally spaced.
In some embodiments, the groove structure is distributed in an array.
In some embodiments, the array substrate further includes a frame glue region surrounding the display region, and the groove is formed in the frame glue region.
The application also provides a display panel, the display panel includes relative first base plate, the second base plate that sets up, and fills first base plate with liquid crystal layer between the second base plate, first base plate is above-mentioned arbitrary array substrate.
In some embodiments, the first substrate and the second substrate are connected by a sealant, and at least a portion of the sealant is located in the groove of the first substrate.
Has the advantages that: the application provides an array substrate and a display panel, wherein the array substrate comprises a display area and a binding area connected with the display area; the array substrate includes: the liquid crystal display panel comprises a substrate, a driving circuit, a flat layer and an alignment layer, wherein a groove structure for blocking the diffusion of alignment liquid is formed on one side of the flat layer close to a display area, so that when the alignment liquid is printed or sprayed, the groove can block the alignment liquid from flowing to a binding area, and the problem of poor panel stitching caused by the overflow of the spraying of the alignment liquid in the prior display screen technology is solved.
Drawings
The technical solution and other advantages of the present application will become apparent from the detailed description of the embodiments of the present application with reference to the accompanying drawings.
Fig. 1 is a schematic cross-sectional view of an array substrate according to an embodiment of the invention.
Fig. 2 is a first schematic top view of an array substrate according to an embodiment of the invention.
Fig. 3 is a second schematic top view of an array substrate according to an embodiment of the invention.
Fig. 4 is a third schematic top view of an array substrate according to an embodiment of the invention.
Fig. 5 is a fourth schematic top view of an array substrate according to an embodiment of the invention.
Fig. 6 is a fifth schematic top view of an array substrate according to an embodiment of the invention.
Fig. 7 is a schematic cross-sectional view of a display panel according to an embodiment of the invention.
Detailed Description
The technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application. It is to be understood that the embodiments described are only a few embodiments of the present application and not all embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application.
In the description of the present application, it is to be understood that the terms "center," "longitudinal," "lateral," "length," "width," "thickness," "upper," "lower," "front," "rear," "left," "right," "vertical," "horizontal," "top," "bottom," "inner," "outer," "clockwise," "counterclockwise," and the like are used in the orientations and positional relationships indicated in the drawings for convenience in describing the present application and for simplicity in description, and are not intended to indicate or imply that the referenced devices or elements must have a particular orientation, be constructed in a particular orientation, and be operated in a particular manner, and are not to be construed as limiting the present application. Furthermore, the terms "first", "second" and "first" are used for descriptive purposes only and are not to be construed as indicating or implying relative importance or implicitly indicating the number of technical features indicated. Thus, features defined as "first", "second", may explicitly or implicitly include one or more of the described features. In the description of the present application, "a plurality" means two or more unless specifically limited otherwise.
In the description of the present application, it is to be noted that, unless otherwise explicitly specified or limited, the terms "mounted," "connected," and "connected" are to be construed broadly, e.g., as meaning either a fixed connection, a removable connection, or an integral connection; may be mechanically connected, may be electrically connected or may be in communication with each other; either directly or indirectly through intervening media, either internally or in any other relationship. The specific meaning of the above terms in the present application can be understood by those of ordinary skill in the art as appropriate.
In this application, unless expressly stated or limited otherwise, the first feature "on" or "under" the second feature may comprise direct contact of the first and second features, or may comprise contact of the first and second features not directly but through another feature in between. Also, the first feature being "on," "above" and "over" the second feature includes the first feature being directly on and obliquely above the second feature, or merely indicating that the first feature is at a higher level than the second feature. A first feature being "under," "below," and "beneath" a second feature includes the first feature being directly under and obliquely below the second feature, or simply meaning that the first feature is at a lesser elevation than the second feature.
The following disclosure provides many different embodiments or examples for implementing different features of the application. In order to simplify the disclosure of the present application, specific example components and arrangements are described below. Of course, they are merely examples and are not intended to limit the present application. Moreover, the present application may repeat reference numerals and/or letters in the various examples, such repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed. In addition, examples of various specific processes and materials are provided herein, but one of ordinary skill in the art may recognize applications of other processes and/or use of other materials.
Specifically, referring to fig. 1 to 7, an embodiment of the present invention provides an array substrate and a display panel, and aims at solving the problem of poor lamination of the display panel caused by overflow of alignment liquid when an alignment layer is sprayed in the current display screen technology.
As shown in fig. 1, in an embodiment, the present invention provides an array substrate, including a display area a1 and a bonding area A3 connected to the display area a1, wherein a sealant area a2 is disposed between the display area a1 and the bonding area A3; the array substrate includes: a substrate 110; a driving circuit layer 120 formed on one side of the substrate 110; the planarization layer 130 is formed on one side of the driving circuit layer 120, which is far away from the substrate 110, and the planarization layer 130 is formed with a groove 140 in the rubber frame area A2; and an alignment layer 150 formed on a side of the planarization layer 130 away from the driving circuit layer.
The substrate 110 is typically a glass substrate.
The driving circuit 120 includes an active layer 121, a source electrode 122, a drain electrode 123, a gate electrode 124, an interlayer insulating layer 125, a passivation layer 126, and the like.
The material of the planarization layer 130 is typically an organic photoresist.
The alignment layer 150, which is usually formed by spraying or printing an alignment liquid, is a polyimide material having good insulating properties and fluidity, and can control the alignment of liquid crystals.
The bonding area a3 is formed with a connection terminal 160 of the display panel, and the connection terminal 160 includes a driving terminal, a conductive terminal and a detection terminal for connecting the chip on film, the integrated circuit and the detection device.
Since the alignment liquid has good insulation and fluidity, when the alignment liquid flows into the binding region a3, the binding region is easily short-circuited.
In some embodiments, the shape and number of the grooves 140 are determined according to the requirement, and when the alignment layer is formed to extend to the groove structure, the groove structure 140 can store a portion of the alignment liquid to prevent the alignment liquid from overflowing.
The application provides an array substrate, which comprises a display area, a binding area, a frame glue area of the display area and the binding area; the array substrate includes: the liquid alignment structure comprises a substrate, a driving circuit layer, a flat layer and an alignment layer, wherein a groove structure for blocking the diffusion of alignment liquid is formed on one side of the flat layer close to a display area, so that when the alignment liquid is printed or sprayed, the groove can block the alignment liquid from moving to a binding area, and the problem of poor panel stitching caused by the overflow of the spraying of the alignment liquid in the current display screen technology is solved.
In some embodiments, as shown in fig. 2, the trenches 140 of the array substrate have a stripe structure, and the trench structure may be a trapezoid or a parallelogram.
The groove structure 140 is too deep, which will affect the planarization effect of the driving circuit traces, and the groove structure 140 is too shallow, which will not store the alignment liquid well, so the depth of the groove structure cannot be less than one third of the thickness of the planarization layer, nor more than one half of the thickness of the planarization layer. Too wide a trench structure 140, which affects the storage effect of the trench, will increase the bezel length, and too narrow a trench structure, which has a width of 5 to 40 microns.
The groove structure can be prepared by a halftone photomask full exposure method, and the groove with deeper depth can be formed by the method.
In one embodiment, an array substrate is provided, the substrate including a display area a1, a bonding area A3, and a glue frame area a2 between the display area a1 and the bonding area A3, the display panel being stacked with a substrate 110, a driving circuit 120, and a planarization layer 130. A mask is provided, wherein a pattern is formed on the mask at a position corresponding to the trench structure 140, and the trench structure 140 in the embodiment of the present invention is formed by performing full exposure and development on the planarization layer 130 through the mask.
In some embodiments, as shown in fig. 3, the trench structure 140 is two parallel-arranged structures, and the trench structure 140 includes a first trench 141, a second trench 142; the first trench 141 and the second trench 142 have a stripe structure, the first trench 141 and the second trench 142 have one of a trapezoid or a parallelogram, the first trench 141 and the second trench 142 have the same length, and the first trench 141 and the second trench 142 have the same width.
In some embodiments, the depth of the trench structure 140 is too deep, which will affect the planarization effect of the driving circuit traces, and the depth of the trench structure 140 is too shallow, which will not store the alignment liquid well, so the depth of the trench structure cannot be less than one third of the thickness of the planarization layer 130, nor more than one half of the thickness of the planarization layer. Too wide a trench structure 140 will increase the bezel length and too narrow a trench structure will affect the storage effect of the trenches, so the first trench 141 and the second trench cannot be spaced more than 5 microns apart, and each trench cannot be 5 to 15 microns wide.
In some embodiments, the first trench 141 and the second trench 142 have the same depth.
In some embodiments, the trench structure may be prepared by a half-tone mask full exposure method, by which the first trench 141 and the second trench 142 having the same depth may be formed.
In some embodiments, an array substrate is provided, which includes a display area a1, a bonding area A3, and a sealant area a2 between the display area and the bonding area, and the display panel is stacked with a substrate 110, a driving circuit 120, and a planarization layer 130. A photomask is provided, in which a first pattern and a second pattern are formed at the position of the trench structure 140, and the flat layer 130 is subjected to full exposure development through the photomask, the first pattern corresponds to the first trench 141 formed in the present embodiment, and the second pattern corresponds to the second trench 142 formed in the present embodiment.
In some embodiments, the first grooves 141 are deeper than the second grooves 142, so that the groove structure forms a step in depth, and the vacant positions of the flat layer can be utilized reasonably, and the alignment liquid that cannot be stored in the first grooves can be received by the second grooves.
The trench structure can be formed by forming a deeper first trench 141 by a half-tone full-mask exposure method and forming a shallower trench 142 by a half-tone half-exposure method.
In some embodiments, an array substrate is provided, the substrate including a display region a1, a bonding region A3, and a glue frame region a2 between the display region a1 and the bonding region A3, the display panel being stacked with a substrate 110, a driving circuit 120, and a planarization layer 130. A first pattern and a second pattern are formed on the photomask at positions corresponding to the fan-out areas, the flat layer 130 is subjected to full exposure development through the first pattern on the photomask to form the first grooves 141 of the embodiment, and the flat layer 130 is subjected to half exposure development through the second pattern on the photomask to form the second grooves 142 of the embodiment. Since the first trench 141 is formed by full exposure and the second trench 142 is formed by half exposure, the depth of the first trench 141 is greater than that of the second trench 142, and the specific depth of the trench can be realized by adopting different exposure or etching processes according to actual requirements, which is not limited herein. The method has the advantages of simple process and low cost.
In some embodiments, the grooves may be two or more parallel arrangement structures, and a plurality of grooves may contain more alignment liquid. The number of the grooves is determined according to requirements, the plurality of groove structures are strip-shaped structures, the shapes of the groove structures are one of parallelograms or trapezoids, the lengths and the widths of the grooves are the same, and the distances between the structures are the same and are arranged at equal intervals.
In some embodiments, to ensure the effect of storing the planarization liquid in the trench structures 140, the width of the trench region where all the trench structures 140 are located is 10 to 20 microns.
In some embodiments, as shown in fig. 4, the trench structures 140 are distributed in an array. The groove structure is composed of groove small blocks, the groove small blocks are one of a parallelogram, a triangle and a circle, and the size and depth of the groove small blocks are the same. The area of all trench structures 140 cannot exceed one-half of the bonding area, and the width of the trench area is 10 to 40 micrometers. According to different requirements, the arrangement mode of the small blocks of the grooves is different, the specific arrangement mode of the grooves can be realized by adopting different exposure masks according to actual requirements, the different arrangement modes correspond to different mask patterns, and the used process is not described herein.
In some embodiments, the trench segments are equidistantly arranged in parallel.
In some embodiments, the trench is located near the display area, and the trench patch density is increased.
In some embodiments, as shown in fig. 5, the array substrate includes a display area a1, a bonding area A3, and a sealant area a2 between the display area a1 and the bonding area A3, the sealant area a2 is disposed around the display area a1, and the display panel is stacked in the sealant area and provided with a substrate, a driving circuit, a planarization layer, and a guide layer. The opposite positions of the four edges of the flat layer are respectively and symmetrically provided with four groove structures which are used for preventing guide liquid from flowing into the display area and the binding area, so that poor pressing of the display panel is caused. The four trench structures include a first trench 141, a second trench 142, a third trench 143, and a fourth trench 144.
In some embodiments, the first trench 141, the second trench 142, the third trench 143, and the fourth trench 144 are not connected to each other.
In some embodiments, the first trench 141, the second trench 142, the third trench 143, and the fourth trench 144 are stripe structures, and the trench structure 140 may be one of a trapezoid or a parallelogram.
In some embodiments, the first trench 141, the second trench 142, the third trench 143, and the fourth trench 144 are stripe-shaped trench structures arranged in parallel. The spacing of any one groove is parallel and equal.
In some embodiments, the first trench 141, the second trench 142, the third trench 143, and the fourth trench 144 are distributed in an array. The trench structure is composed of trench nubs. The small groove blocks are one of a parallelogram, a triangle and a circle, and the small groove blocks are same in size and depth.
In some embodiments, the first trench 141, the second trench 142, the third trench 143, and the fourth trench 144 are all equal in size. According to the requirement, the area of the first trench 141, the second trench 142, the third trench 143 and the fourth trench 144 cannot exceed one half of the area of the bonding region; the depth of the first trench 141, the second trench 142, the third trench 143 and the fourth trench 144 is more than one third of the thickness of the flat layer and less than one half of the thickness of the flat layer; the widths of the first trench 141, the second trench 142, the third trench 143, and the fourth trench 144 are 10 to 40 micrometers.
In some embodiments, the trench structure may be prepared by a half-tone mask full exposure method, by which the first trench 141 and the second trench 142, the third trench 143, and the fourth trench 144 having the same depth may be formed.
In some embodiments, an array substrate is provided, the substrate including a display region a1, a bonding region A3, and a sealant region a2 between the display region a1 and the bonding region A3, the display panel being stacked with a substrate 110, a driving circuit 120, and a planarization layer 130. The present embodiment further provides a photomask, wherein a first pattern, a second pattern, a third pattern and a fourth pattern are formed on the photomask at the positions of the trenches corresponding to the bonding regions, the first pattern corresponds to the first trench 141 of the present embodiment by performing full exposure development on the planarization layer 130 through the photomask, the second pattern corresponds to the second trench 142 implemented in this embodiment, the third pattern corresponds to the third trench 143 implemented in this embodiment, the fourth pattern corresponds to the fourth trench 144 implemented in this embodiment, and different trench structures correspond to different photomask patterns, which is not described herein again.
In some embodiments, as shown in fig. 6, the array substrate includes a display area a1, a bonding area A3, and a sealant area a2 between the display area a1 and the bonding area A3, the sealant area a2 is disposed around the display area a1, the bonding area A3 is connected to the sealant area a2, and the display panel is stacked with a substrate, a driving circuit, a planarization layer, and a guide layer in the sealant area. Four groove structures are symmetrically arranged at the positions, opposite to the four corners, of the flat layer respectively and are used for preventing guide liquid from flowing into the display area and the binding area, and poor pressing of the display panel is caused. The four trench structures include a first trench 141, a second trench 142, a third trench 143, and a fourth trench 144.
In some embodiments, the first trench 141, the second trench 142, the third trench 143, and the fourth trench 144 are not connected to each other.
In some embodiments, the first trench 141, the second trench 142, the third trench 143, and the fourth trench 144 are stripe structures, and the trench structure 140 may be one of a trapezoid or a parallelogram.
In some embodiments, the first trench 141, the second trench 142, the third trench 143, and the fourth trench 144 are stripe-shaped trench structures arranged in parallel. The spacing of any one groove is parallel and equal.
In some embodiments, the first trench 141, the second trench 142, the third trench 143, and the fourth trench 144 are distributed in an array. The trench structure is composed of trench nubs. The small groove blocks are one of a parallelogram, a triangle and a circle, and the small groove blocks are same in size and depth.
In some embodiments, the first trench 141, the second trench 142, the third trench 143, and the fourth trench 144 are all equal in size. According to the requirement, the area of the first trench 141, the second trench 142, the third trench 143 and the fourth trench 144 cannot exceed one half of the area of the bonding region; the depth of the first trench 141, the second trench 142, the third trench 143 and the fourth trench 144 is more than one third of the thickness of the flat layer and less than one half of the thickness of the flat layer; the widths of the first trench 141, the second trench 142, the third trench 143, and the fourth trench 144 are 10 to 40 micrometers.
In some embodiments, the trench structure may be prepared by a half-tone mask full exposure method, by which the first trench 141 and the second trench 142, the third trench 143, and the fourth trench 144 having the same depth may be formed.
In some embodiments, an array substrate is provided, the substrate including a display region a1, a bonding region A3, and a sealant region a2 between the display region a1 and the bonding region A3, the display panel being stacked with a substrate 110, a driving circuit 120, and a planarization layer 130. A first pattern, a second pattern, a third pattern and a fourth pattern are formed on the mask at the positions of the trenches corresponding to the bonding regions, full exposure development is performed on the planarization layer 130 through the mask, the first pattern correspondingly forms the first trench 141 of this embodiment, the second pattern correspondingly forms the second trench 142 implemented in this embodiment, the third pattern correspondingly forms the third trench 143 of this embodiment, the fourth pattern correspondingly forms the fourth trench 144 of this embodiment, and different trench structures correspond to different mask patterns, which is not described in detail herein.
Referring to fig. 7, the present application further provides a schematic cross-sectional structure diagram of a display panel.
The display panel comprises a first substrate 100, a second substrate 200 and a liquid crystal layer 300, wherein the first substrate 100 and the second substrate are arranged oppositely, the liquid crystal layer 300 is arranged between the first substrate and the second substrate, the first substrate 100 is any one of the array substrates, and the first substrate and the second substrate are connected through frame glue 400 (Seal for short).
The first array substrate comprises a substrate 110, a driving circuit layer 120, a planarization layer 130 and an alignment layer 150 which are sequentially arranged, wherein a groove 140 is formed in the planarization layer 130 on one side close to a display area; the alignment layer 150 is made of a polyimide material by a coating method, and can control the alignment of liquid crystals, and the depth and the number of the groove structures 140 are different in the specific embodiment; in fabricating the alignment layer 150, the alignment liquid may flow into the groove structure.
The second array substrate includes a substrate 210; a black matrix 220, wherein the black matrix 220 is formed on one side of the substrate 210 close to the first array substrate 100, and the black matrix 220 defines a plurality of pixel regions; the color resistance layer 230 is formed on one side of the substrate 210 near the first array substrate 100 and is located at the common electrode 240 of the display area.
The substrate 210 is usually a transparent substrate, such as glass, and may be made of other materials, and the material of the substrate 210 is not limited in the present invention.
The black matrix 220 is formed on one side of the substrate 210 close to the array substrate 100 to define a plurality of pixel regions, the color resistance layer 230 and the black matrix 220 are formed on the same layer and formed in the pixel regions, each pixel region includes a red color resistance, a green color resistance and a blue color resistance, and the red color resistance, the green color resistance and the blue color resistance together form a pixel.
A common electrode 14, which is typically a transparent conductive material such as indium tin oxide, is also formed on the black matrix 12 and the color resist layer 13 on the side away from the substrate 11. In operation of the liquid crystal display panel, the common electrode on the first substrate 200 and the pixel electrode (not shown) on the first array substrate 100 cooperate.
In the prior art, after a first substrate and a second substrate are paired to form a box, the coating cross-sectional area of the frame glue 400 is certain, so that the frame glue 400 is extruded in the vertical direction of one side of the first substrate and the second substrate, the horizontal direction of the frame glue overflows into a display area, poor display is caused, after improvement, when a groove is formed on one side, close to the display area, of a flat layer of the first substrate, the distance in the coating vertical direction is increased, the cross-sectional area is unchanged, the horizontal direction is reduced, and the frame glue does not overflow into the display area.
According to the above embodiment:
the invention provides an array substrate and a display panel, wherein the array substrate comprises a display area, a binding area and a frame rubber area between the display area and the binding area; the array substrate includes: the liquid alignment structure comprises a substrate, a metal layer, a flat layer and an alignment layer, wherein a groove structure used for blocking the diffusion of alignment liquid is formed on one side of the flat layer close to a display area, and the groove structure is formed in a frame rubber area between the display area and a binding area.
In the foregoing embodiments, the descriptions of the respective embodiments have respective emphasis, and for parts that are not described in detail in a certain embodiment, reference may be made to related descriptions of other embodiments.
The foregoing describes in detail an electronic device provided in an embodiment of the present application, and a specific example is applied to illustrate the principle and the implementation of the present application, and the description of the foregoing embodiment is only used to help understanding the technical solution and the core idea of the present application; those of ordinary skill in the art will understand that: the technical solutions described in the foregoing embodiments may still be modified, or some technical features may be equivalently replaced; such modifications or substitutions do not depart from the spirit and scope of the present disclosure as defined by the appended claims.

Claims (10)

1. An array substrate, including the display area, with the binding area that the display area links to each other, its characterized in that includes:
a substrate;
a driving circuit layer disposed at one side of the substrate;
the planarization layer is arranged on one side, away from the substrate, of the driving circuit layer, and a groove is formed in the planarization layer between the display area and the binding area;
the alignment layer is arranged on one side, far away from the driving circuit layer, of the planarization layer;
and the driving terminal is arranged in the binding region.
2. The array substrate of claim 1, wherein the depth of the recess is one half to one third of the thickness of the planar layer.
3. The array substrate of claim 1, wherein the grooves are stripe structures.
4. The array substrate of claim 3, wherein the planarization layer comprises one of the grooves.
5. The array substrate of claim 3, wherein the planarization layer comprises at least two parallel-arranged groove structures.
6. The array substrate of claim 5, wherein the at least two groove structures are equally spaced.
7. The array substrate of claim 1, wherein the grooves are distributed in an array.
8. The array substrate of any one of claims 1 to 7, further comprising a frame glue region surrounding the display region, wherein the groove is formed in the frame glue region.
9. A display panel comprising a first substrate, a second substrate and a liquid crystal layer filled between the first substrate and the second substrate, wherein the first substrate comprises the array substrate of any one of claims 1 to 8.
10. The display panel according to claim 9, wherein the first substrate and the second substrate are connected by a sealant, and at least a portion of the sealant is located in the groove of the first substrate.
CN201911201068.5A 2019-11-29 2019-11-29 Array substrate and display panel Pending CN110967884A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201911201068.5A CN110967884A (en) 2019-11-29 2019-11-29 Array substrate and display panel

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201911201068.5A CN110967884A (en) 2019-11-29 2019-11-29 Array substrate and display panel

Publications (1)

Publication Number Publication Date
CN110967884A true CN110967884A (en) 2020-04-07

Family

ID=70032117

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201911201068.5A Pending CN110967884A (en) 2019-11-29 2019-11-29 Array substrate and display panel

Country Status (1)

Country Link
CN (1) CN110967884A (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111458916A (en) * 2020-05-12 2020-07-28 京东方科技集团股份有限公司 Liquid crystal display module, manufacturing method and display panel
CN111665658A (en) * 2020-06-29 2020-09-15 厦门天马微电子有限公司 Array substrate, display substrate and display device
CN111682032A (en) * 2020-06-29 2020-09-18 武汉华星光电技术有限公司 Display panel and method for manufacturing the same
CN112198690A (en) * 2020-10-16 2021-01-08 武汉华星光电技术有限公司 Display panel
CN112558360A (en) * 2020-12-25 2021-03-26 厦门天马微电子有限公司 Display panel and display mother board

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106501983A (en) * 2016-12-23 2017-03-15 厦门天马微电子有限公司 Array base palte, display floater and display device
US20170090227A1 (en) * 2015-09-30 2017-03-30 Samsung Display Co., Ltd. Display panel and method for manufacturing the same
CN107632434A (en) * 2017-09-26 2018-01-26 武汉天马微电子有限公司 Display panel and display device

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20170090227A1 (en) * 2015-09-30 2017-03-30 Samsung Display Co., Ltd. Display panel and method for manufacturing the same
CN106501983A (en) * 2016-12-23 2017-03-15 厦门天马微电子有限公司 Array base palte, display floater and display device
CN107632434A (en) * 2017-09-26 2018-01-26 武汉天马微电子有限公司 Display panel and display device

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111458916A (en) * 2020-05-12 2020-07-28 京东方科技集团股份有限公司 Liquid crystal display module, manufacturing method and display panel
CN111665658A (en) * 2020-06-29 2020-09-15 厦门天马微电子有限公司 Array substrate, display substrate and display device
CN111682032A (en) * 2020-06-29 2020-09-18 武汉华星光电技术有限公司 Display panel and method for manufacturing the same
CN111665658B (en) * 2020-06-29 2022-08-30 厦门天马微电子有限公司 Array substrate, display substrate and display device
CN111682032B (en) * 2020-06-29 2023-05-02 武汉华星光电技术有限公司 Display panel and manufacturing method thereof
CN112198690A (en) * 2020-10-16 2021-01-08 武汉华星光电技术有限公司 Display panel
CN112558360A (en) * 2020-12-25 2021-03-26 厦门天马微电子有限公司 Display panel and display mother board
CN112558360B (en) * 2020-12-25 2022-08-30 厦门天马微电子有限公司 Display panel and display mother board

Similar Documents

Publication Publication Date Title
CN110967884A (en) Array substrate and display panel
CN100381931C (en) Liquid crystal display device having structure of color filter on tft and using in plane switching mode
US9595548B2 (en) Method of manufacturing thin film transistor substrate having etched trenches with color filter material disposed therein
US20050174503A1 (en) Thin film transistor array panel and liquid crystal display including the panel
US20060232728A1 (en) Liquid crystal display and fabricating method thereof
US9482904B2 (en) Liquid crystal display device and manufacturing method thereof
US20090303423A1 (en) Liquid crystal display and a method for manufacturing the same
CN102096255B (en) Array substrate for liquid crystal display device and method of fabricating the same
KR100968339B1 (en) Liquid Crystal Display device and the fabrication method thereof
US6975379B2 (en) Liquid crystal display panel and method of fabricating the same
CN110021653B (en) Array substrate, manufacturing method thereof, display panel and display device
CN111061103B (en) COA substrate and liquid crystal display panel
CN111081738B (en) OLED display panel
CN111474774B (en) Array substrate, manufacturing method thereof, display panel and display device
CN111610659A (en) Array substrate and preparation method thereof
US8325299B2 (en) Liquid crystal display device and manufacturing method for same
US7443470B2 (en) Liquid crystal device and electronic apparatus
US11112663B2 (en) Array substrate and manufacturing method thereof, and electronic device
US7576808B2 (en) Multi model glass type substrate for liquid crystal display device and method of fabricating the same
JP2006301505A (en) Display device
CN111781765A (en) Liquid crystal display panel and display device
US10361227B2 (en) Array substrate and display panel, and fabrication methods thereof
KR102551694B1 (en) Array Substrate For Liquid Crystal Display Device
CN111352276B (en) Display panel and display device
KR20150137278A (en) Array substrate and liquid crystal display device inluding the same

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20200407

RJ01 Rejection of invention patent application after publication