CN110913192A - Display processing method and device - Google Patents
Display processing method and device Download PDFInfo
- Publication number
- CN110913192A CN110913192A CN201910974120.4A CN201910974120A CN110913192A CN 110913192 A CN110913192 A CN 110913192A CN 201910974120 A CN201910974120 A CN 201910974120A CN 110913192 A CN110913192 A CN 110913192A
- Authority
- CN
- China
- Prior art keywords
- format
- video
- domain
- clock
- yuv
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N9/00—Details of colour television systems
- H04N9/64—Circuits for processing colour signals
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/10—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding
- H04N19/169—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the coding unit, i.e. the structural portion or semantic portion of the video signal being the object or the subject of the adaptive coding
- H04N19/186—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the coding unit, i.e. the structural portion or semantic portion of the video signal being the object or the subject of the adaptive coding the unit being a colour or a chrominance component
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N9/00—Details of colour television systems
- H04N9/64—Circuits for processing colour signals
- H04N9/67—Circuits for processing colour signals for matrixing
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Controls And Circuits For Display Device (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The technical scheme of the invention comprises a display processing method and a display processing device, wherein the display processing method comprises the following steps: preprocessing a video source to be displayed to obtain a video source in a YUV domain video format; carrying out superposition processing on a Y format in a YUV domain video format by using a first clock domain, and respectively carrying out superposition processing on a U format and a V format in the YUV domain video format by using corresponding second clock domains; and merging the Y format, the U format and the V format which are subjected to the superposition processing, and outputting a complete image to a display device. The invention has the beneficial effects that: the invention has the beneficial effects that: through a partition superposition technology, a complete image is synthesized through a 422TO444 module, and the defect that all layers work according TO the highest resolution frequency is successfully overcome; the power consumption of the chip is effectively reduced. The technical scheme of the invention does not damage the image quality of the input video source, and can obviously reduce the processing power consumption during the post-processing of the ultra-high definition video.
Description
Technical Field
The invention belongs to the field of video coding, and relates to a display processing method and device.
Background
In the prior art, when layers are superimposed, full-screen mode superimposition is generally used, so that the frequencies of all the layers are consistent with the layer with the highest frequency. This results in increased chip power consumption and high heat dissipation cost.
Disclosure of Invention
The present invention is directed to at least solve one of the technical problems in the prior art, and provides a display processing method and apparatus, which overcome the disadvantage that all layers operate at the highest resolution frequency, and effectively reduce the power consumption of a chip.
The technical scheme of the invention comprises a display processing method, which is characterized by comprising the following steps: s10, preprocessing a video source to be displayed to obtain a video source in a YUV domain video format; s20, performing superposition processing on the Y format in the YUV domain video format by using a first clock domain, and performing superposition processing on the U format and the V format in the YUV domain video format by using corresponding second clock domains respectively; and S30, merging the Y format, the U format and the V format which are subjected to the superposition processing, and outputting the merged formats to a display device, wherein the first clock domain is a fast clock domain, and the second clock domain is a slow clock domain.
According to the display processing method, S10 specifically includes: if the video source is in a non-YUV domain video format, converting the non-YUV domain video format into a YUV video format during preprocessing; if the video source is in YUV domain video format, the step S20 is directly executed.
According to the display processing method, S20 specifically includes: and (3) separately superposing Y, U and V formats in the YUV domain video formats by using corresponding clock domains, wherein the U format and the V format are respectively superposed by using corresponding second clock domains and then are subjected to clock crossing processing.
According to the display processing method, S30 specifically includes: and the Y format, the U format and the V format are combined in the first clock domain and converted into the standard format for output.
According to the display processing method, the first clock domain is arranged in the high frequency area, the second clock domain is arranged in the low frequency area, and the high frequency is 4 x low frequency.
According TO the display processing method, the merging in S30 is specifically configured TO merge and output the full image through the 420TO444 module.
The technical solution of the present invention further includes a display processing apparatus for performing the method according to any of the above claims, characterized in that: the preprocessing device is used for preprocessing a video source to be displayed to obtain a video source in a YUV domain video format; the partition superposition device is used for carrying out superposition processing on a Y format in a YUV domain video format by using a first clock domain, and respectively carrying out superposition processing on a U format and a V format in the YUV domain video format by using corresponding second clock domains; and the merging output device is used for merging the Y format, the U format and the V format which are subjected to the superposition processing and outputting the merged formats to the display device.
The display processing device is characterized in that the merging output device is set as a 420TO444 module, and the 420TO444 module is used for performing superposition processing on an 420/422 format video source.
The display processing apparatus according to the present invention, wherein the display apparatus includes but is not limited to a set-top box, a tablet computer, a television and a gate display.
The invention has the beneficial effects that: and finally, a complete image is synthesized through a 422TO444 module by a partition superposition technology, so that the defect that all image layers work at the highest resolution frequency is successfully overcome. The power consumption of the chip is effectively reduced. The technical scheme of the invention does not damage the image quality of the input video source, and can obviously reduce the processing power consumption during the post-processing of the ultra-high definition video.
Drawings
The invention is further described below with reference to the accompanying drawings and examples;
FIG. 1 illustrates an overall flow diagram according to an embodiment of the invention;
FIG. 2 is a diagram of an overall apparatus according to an embodiment of the present invention;
fig. 3 is a schematic diagram illustrating a YUV domain video format processed by the display processing apparatus according to the embodiment of the present invention.
Detailed Description
Reference will now be made in detail to the present preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings, wherein like reference numerals refer to like elements throughout.
In the description of the present invention, the meaning of a plurality of means is one or more, the meaning of a plurality of means is two or more, and larger, smaller, larger, etc. are understood as excluding the number, and larger, smaller, inner, etc. are understood as including the number. If the first and second are described for the purpose of distinguishing technical features, they are not to be understood as indicating or implying relative importance or implicitly indicating the number of technical features indicated or implicitly indicating the precedence of the technical features indicated.
In the description of the present invention, unless otherwise explicitly defined, terms such as set, etc. should be broadly construed, and those skilled in the art can reasonably determine the specific meanings of the above terms in the present invention in combination with the detailed contents of the technical solutions.
FIG. 1 shows a general flow diagram according to an embodiment of the invention. The process specifically comprises steps S10-S30, which are specifically as follows: s10, preprocessing a video source to be displayed to obtain a video source in a YUV domain video format; s20, performing superposition processing on the Y format in the YUV domain video format by using a first clock domain, and performing superposition processing on the U format and the V format in the YUV domain video format by using corresponding second clock domains respectively; and S30, merging the Y format, the U format and the V format after the superposition processing, and outputting a complete image to a display device, wherein the first clock domain is a fast clock domain, and the second clock domain is a slow clock domain.
Fig. 2 shows a general apparatus diagram according to an embodiment of the present invention. The method specifically comprises the following steps: the preprocessing device is used for preprocessing a video source to be displayed to obtain a video source in a YUV domain video format; the partition superposition device is used for carrying out superposition processing on a Y format in a YUV domain video format by using a first clock domain, and respectively carrying out superposition processing on a U format and a V format in the YUV domain video format by using corresponding second clock domains; and the merging output device is used for merging the Y format, the U format and the V format which are subjected to the superposition processing and outputting the merged formats to the display device. The merge output device is set as a 420TO444 module, and the 420TO444 module is used for performing superposition processing on an 420/422 format video source. Display devices include, but are not limited to, set-top boxes, tablets, televisions, and gate displays.
Fig. 3 is a schematic diagram illustrating a YUV domain video format processed by the display processing apparatus according to the embodiment of the present invention. As shown in fig. 3, processing a video source overlay in 420/422 format, a non-YUV domain, and pre-processing to convert the video source overlay into YUV domain video format; processing by adopting a fast clock B aiming at the Y format; processing by adopting a slow clock A aiming at the UV format; the overlay is complete and converted TO standard format output using a 420TO444 module.
The embodiments of the present invention have been described in detail with reference to the accompanying drawings, but the present invention is not limited to the above embodiments, and various changes can be made within the knowledge of those skilled in the art without departing from the gist of the present invention.
Claims (9)
1. A display processing method, characterized in that the method comprises:
s10, preprocessing a video source to be displayed to obtain a video source in a YUV domain video format;
s20, performing superposition processing on the Y format in the YUV domain video format by using a first clock domain, and performing superposition processing on the U format and the V format in the YUV domain video format by using corresponding second clock domains respectively;
s30, merging the superposed Y format, U format and V format, and outputting the complete image to the display device,
the first clock domain is a fast clock domain, and the second clock domain is a slow clock domain.
2. The display processing method according to claim 1, wherein the S10 specifically includes:
if the video source is in a non-YUV domain video format, converting the non-YUV domain video format into a YUV video format during preprocessing;
if the video source is in YUV domain video format, the step S20 is directly executed.
3. The display processing method according to claim 1, wherein the S20 specifically includes:
and (3) separately superposing Y, U and V formats in the YUV domain video formats by using corresponding clock domains, wherein the U format and the V format are respectively superposed by using corresponding second clock domains and then are subjected to clock crossing processing.
4. The display processing method according to claim 3, wherein the S30 specifically includes:
and the Y format, the U format and the V format are combined in the first clock domain and converted into the standard format for output.
5. The method according to claim 1, wherein the first clock domain is disposed in a high frequency region, and the second clock domain is disposed in a low frequency region, and wherein the high frequency is 4 × low frequency.
6. The display processing method according TO claim 1, wherein the merging in S30 is specifically configured TO merge and output a complete image through a 420TO444 module.
7. A display processing apparatus for performing the method of any of claims 1-6, wherein:
the preprocessing device is used for preprocessing a video source to be displayed to obtain a video source in a YUV domain video format;
the partition superposition device is used for carrying out superposition processing on a Y format in a YUV domain video format by using a first clock domain, and respectively carrying out superposition processing on a U format and a V format in the YUV domain video format by using corresponding second clock domains;
and the merging output device is used for merging the Y format, the U format and the V format which are subjected to the superposition processing and outputting the merged formats to the display device.
8. The display processing device as claimed in claim 7, wherein the merge output device is configured as a 420TO444 module, and the 420TO444 module is configured TO perform overlay processing on an 420/422 format video source.
9. The display processing apparatus of claim 7, wherein the display apparatus includes but is not limited to a set-top box, a tablet computer, a television, and a gate display screen.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910974120.4A CN110913192B (en) | 2019-10-14 | 2019-10-14 | Display processing method and device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910974120.4A CN110913192B (en) | 2019-10-14 | 2019-10-14 | Display processing method and device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN110913192A true CN110913192A (en) | 2020-03-24 |
| CN110913192B CN110913192B (en) | 2021-09-24 |
Family
ID=69815479
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910974120.4A Active CN110913192B (en) | 2019-10-14 | 2019-10-14 | Display processing method and device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110913192B (en) |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN201365301Y (en) * | 2009-03-10 | 2009-12-16 | 青岛海信信芯科技有限公司 | Device for processing video signals and television provided with device |
| CN206433068U (en) * | 2016-09-29 | 2017-08-22 | 杭州雄迈集成电路技术有限公司 | Utilize the dispensing device of Double-strand transmission super large resolution ratio and superelevation frame per second vision signal |
| US20180234686A1 (en) * | 2012-10-01 | 2018-08-16 | Microsoft Technology Licensing, Llc | Frame packing and unpacking higher-resolution chroma sampling formats |
| CN110187858A (en) * | 2016-09-28 | 2019-08-30 | 华为技术有限公司 | Image display method and system |
-
2019
- 2019-10-14 CN CN201910974120.4A patent/CN110913192B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN201365301Y (en) * | 2009-03-10 | 2009-12-16 | 青岛海信信芯科技有限公司 | Device for processing video signals and television provided with device |
| US20180234686A1 (en) * | 2012-10-01 | 2018-08-16 | Microsoft Technology Licensing, Llc | Frame packing and unpacking higher-resolution chroma sampling formats |
| CN110187858A (en) * | 2016-09-28 | 2019-08-30 | 华为技术有限公司 | Image display method and system |
| CN206433068U (en) * | 2016-09-29 | 2017-08-22 | 杭州雄迈集成电路技术有限公司 | Utilize the dispensing device of Double-strand transmission super large resolution ratio and superelevation frame per second vision signal |
Also Published As
| Publication number | Publication date |
|---|---|
| CN110913192B (en) | 2021-09-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10937375B2 (en) | Liquid crystal display panel and liquid crystal display device having the liquid crystal display panel | |
| CN106559624B (en) | Image-text superposition device and image-text superposition method | |
| US9832421B2 (en) | Apparatus and method for converting a frame rate | |
| US11532075B2 (en) | Display apparatus for restoring high-frequency component of input image and image processing method thereof | |
| US10360687B2 (en) | Detection and location of active display regions in videos with static borders | |
| CN103248797A (en) | Video resolution enhancing method and module based on FPGA (field programmable gate array) | |
| EP3719741B1 (en) | Image processing apparatus and image processing method thereof | |
| WO2012090952A1 (en) | Display device, television receiver, and control method for display device | |
| EP4287633A1 (en) | Video frame interpolation method and apparatus, and electronic device | |
| US20080259011A1 (en) | Image output apparatus and image display apparatus | |
| US20100027973A1 (en) | Image processing circuit and method capable of performing online color space conversion | |
| US9928581B2 (en) | Image conversion unit and display device having the same | |
| US8237737B2 (en) | Method for clearing blur images of a monitor | |
| CN110913192B (en) | Display processing method and device | |
| JP2011040004A (en) | Image processing apparatus and image processing method | |
| US5087974A (en) | Image processing with horizontal blanking width correction | |
| US20140104457A1 (en) | Video processing device | |
| WO2021100985A1 (en) | Electronic apparatus and control method thereof | |
| CN105744364A (en) | Improving method for image definition and contrast of 4K ultra high definition liquid crystal display television | |
| CN106385553A (en) | High-resolution ultrahigh-definition display system and method | |
| US8040354B2 (en) | Image processing device, method and program | |
| US20220005153A1 (en) | Image processing device and image processing method of same | |
| CN111770382B (en) | Video processing circuit and method for processing multiple videos using a single video processing path | |
| US20120056919A1 (en) | Display apparatus | |
| CN115297273B (en) | Video processing method, device, system, electronic equipment and storage medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |