CN110867199B - Synchronous mirror delay circuit and synchronous mirror delay operation method - Google Patents

Synchronous mirror delay circuit and synchronous mirror delay operation method Download PDF

Info

Publication number
CN110867199B
CN110867199B CN201810981078.4A CN201810981078A CN110867199B CN 110867199 B CN110867199 B CN 110867199B CN 201810981078 A CN201810981078 A CN 201810981078A CN 110867199 B CN110867199 B CN 110867199B
Authority
CN
China
Prior art keywords
circuit
delay
clock signal
frequency
shift
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201810981078.4A
Other languages
Chinese (zh)
Other versions
CN110867199A (en
Inventor
何文乔
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Winbond Electronics Corp
Original Assignee
Winbond Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Winbond Electronics Corp filed Critical Winbond Electronics Corp
Priority to CN201810981078.4A priority Critical patent/CN110867199B/en
Publication of CN110867199A publication Critical patent/CN110867199A/en
Application granted granted Critical
Publication of CN110867199B publication Critical patent/CN110867199B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G11C7/222—Clock generating, synchronizing or distributing circuits within memory device

Abstract

The invention provides a synchronous mirror delay circuit. The synchronous mirror delay circuit includes a delay monitor circuit, a forward delay circuit, a first shift circuit, a backward delay circuit, a second shift circuit, and a clock frequency check circuit. The clock frequency checking circuit includes a plurality of clock frequency checking units. Each clock frequency checking unit will determine whether the frequency of the external input clock signal is slower than the frequency of the reference clock signal output by the oscillator, so as to generate a determination result. Each clock frequency checking unit will transmit the judgment result to the first shift circuit and the second shift circuit. The first shift circuit and the second shift circuit determine whether to delay the external input clock signal according to the determination result.

Description

Synchronous mirror delay circuit and synchronous mirror delay operation method
Technical Field
The present invention relates generally to a Synchronous Mirror Delay (SMD) circuit technology, and more particularly to a SMD circuit technology applicable to a wide bandwidth range.
Background
Synchronous mirror delay circuits are widely used in the design of memory circuits. The synchronous mirror delay circuit can be used for synchronizing an external input clock signal and an internal operation clock signal of the memory circuit according to different external input clock signals input into the memory circuit.
As shown in fig. 1, the memory circuit 100 may include an input buffer (input buffer)110, a synchronous mirror delay circuit 120, and a clock driver (clock driver) 130. In addition, a Delay Monitor Circuit (DMC) 121, a forward delay circuit 123, a phase detector circuit 124, and a backward delay circuit 125 may be included in the synchronous mirror delay circuit 120, wherein the forward delay circuit 123, the phase detector circuit 124, and the backward delay circuit 125 each include a delay unit of a complex order. FIG. 2 shows an original external input clock signal CLKEXTInternal operation clock signal CLKINTAnd an externally input clock signal CLKEXTSignal at point B, D, E.
Referring to FIG. 2, in the conventional SMD operation, in order to externally input a clock signal CLKEXTAnd internal operation clock signal CLK of memory circuitEXTSynchronization can be achieved by making it necessary for the delay tV from point B to point D in the synchronous mirror delay circuit 120 to satisfy the condition of tV ═ tCK- (D1+ D2), where tV represents the delay generated by the front delay circuit 123 and the rear delay circuit 125, and tCK represents the externally input clock signal CLKEXTThe period of (c). Therefore, when the conditions are satisfied, the derivation is carried out (i.e. 2 × d1+ d2+2 × tV + d2 ═ 2 × d1+ d2+2 × tCK- (d1+ d2)]+ d2 ═ 2 × tCK), it is known that after 2 times tCK time, the clock signal CLK is inputted from the outsideEXTAnd storeInternal operation clock signal CLK of device circuitEXTSynchronization can be achieved.
However, in the conventional SMD operation, the externally input clock signal CLK is unknownEXTIs fast or slow, so that it is necessary to pre-configure a relatively multi-stage delay unit so that if the clock signal CLK is inputted externallyEXTWhen the period of the clock signal CLK is slow, the clock signal CLK is inputtedEXTAnd internal operation clock signal CLK of memory circuitEXTSynchronization can still be achieved.
However, these multi-step delay cells will cause the synchronous mirror delay circuit to generate larger current consumption and require larger size in the process of the synchronous mirror delay circuit.
Disclosure of Invention
In view of the foregoing problems, the present invention provides a synchronous mirror delay circuit, which is suitable for a wide period of an external input clock signal and has a smaller current consumption and a smaller size compared to the conventional SMD.
A synchronous mirror delay circuit is provided according to an embodiment of the present invention. The synchronous mirror delay circuit comprises a delay monitoring circuit, a forward delay circuit, a first shift circuit, a backward delay circuit, a second shift circuit and a clock frequency checking circuit. The delay monitor circuit is coupled to an input buffer. A first shift circuit couples the delay monitor circuit and the forward delay circuit. The second shift circuit is coupled to the backward delay circuit and a clock driver. The clock frequency checking circuit is coupled to an oscillator, the first shift circuit and the second shift circuit, and includes a plurality of clock frequency checking units. Each clock pulse frequency checking unit judges whether the frequency of an external input clock pulse signal is slower than that of a reference clock pulse signal output by the oscillator so as to generate a judgment result, and transmits the judgment result to the first shift circuit and the second shift circuit. The first shift circuit and the second shift circuit determine whether to delay the external input clock signal according to the judgment result.
A Synchronous Mirror Delay (SMD) operation method is provided according to an embodiment of the present invention. The synchronous mirror delay operation method is suitable for a synchronous mirror delay circuit. The synchronous mirror delay operation method comprises the following steps: judging whether the frequency of an external input clock pulse signal is slower than the frequency of a reference clock pulse signal output by the oscillator through a clock pulse frequency check circuit of the synchronous mirror delay circuit so as to generate a judgment result; and transmitting the judgment result to a first shift circuit and a second shift circuit of the synchronous mirror delay circuit, and determining whether to delay the external input clock pulse signal first through the first shift circuit and the second shift circuit according to the judgment result.
Other additional features and advantages of the present invention will be apparent to those skilled in the art, and it is intended that various modifications and variations can be made in the synchronous mirror delay circuit and the synchronous mirror delay operation method disclosed in the present application without departing from the spirit and scope of the invention.
Drawings
FIG. 1 is a block diagram of a conventional memory circuit.
FIG. 2 is a timing diagram showing the corresponding memory circuit.
FIG. 3 is a block diagram of a memory circuit according to an embodiment of the invention.
FIG. 4 is a circuit diagram of a clock frequency checking unit according to an embodiment of the present invention.
FIG. 5A is a timing diagram illustrating an embodiment of the present invention when the frequency of the external input clock signal is slower than the frequency of the reference clock signal.
FIG. 5B is a timing diagram illustrating an embodiment of the present invention when the frequency of the external input clock signal is faster than the frequency of the reference clock signal.
FIG. 5C is a timing diagram of the memory circuit according to the embodiment of the invention.
FIG. 6 is a diagram illustrating a clock frequency checking circuit according to an embodiment of the present invention.
FIG. 7 is a diagram illustrating a clock frequency checking circuit according to another embodiment of the present invention.
FIG. 8 is a diagram illustrating a shift circuit according to an embodiment of the present invention.
FIG. 9 is a diagram illustrating a shift circuit according to another embodiment of the present invention.
FIG. 10 is a flowchart of a method for delaying a synchronous mirror according to an embodiment of the present invention.
Reference numerals
100. 300 memory circuits 110, 310 input buffer
120. 320 synchronous mirror delay circuit
121. 321 delay monitor circuit
322 first shift circuit 123, 323 forward delay circuit
124. 324 phase detector circuit
125. 325 backward delay circuit 450 third register
326 second displacement circuit 460SR latch
327 clock frequency checking circuit 710 majority logic circuit
130. 330 clock driver 800, 900 displacement circuit
340 oscillator 810 first delay circuit
410 OR gate 820 second delay circuit
420 first register 830 third delay circuit
430 second register 910 digital to analog converter
440 AND gate 920 delay control circuit
CFC 0-CFC n-1 clock frequency checking unit
CLKBASE、CLKBASE/1、CLKBASE/2…CLKBASE/2(n-1)Reference clock signal
CLKEXTExternally inputting clock signal
CLKINTInternal operation clock signal
CLKSLOW, CLKSLOW [0] -CLKSLOW [ n-1] judgment results
FG generates flag signal RESET RESET signal
IN input SW0 first switch
OUT output terminal SW1 second switch
POR enable reset signal SW2 third switch
QoutOutput signal TRG2 second trigger signal
Vbias potential signal TRG1 first trigger signal
ZCLKBASEReverse reference clock signal
ZCLKEXTReverse external input clock signal
Detailed Description
The best mode for carrying out the invention is set forth in this section for the purpose of illustrating the spirit of the invention and not for the purpose of limiting the scope of the invention as defined by the appended claims.
FIG. 3 shows a block diagram of a memory circuit 300 according to an embodiment of the invention. As shown in fig. 3, the memory circuit 300 may include an input buffer 310, a synchronous mirror delay circuit 320, a clock driver 330, and an oscillator 340.
As shown in fig. 3, the synchronous mirror delay circuit 320 may include a delay monitor circuit 321, a first shift circuit 322, a forward delay circuit 323, a phase detector circuit 324, a backward delay circuit 325, a second shift circuit 326, and a clock-frequency-checker (CSC) circuit 327. The delay monitor circuit 321 may include a dummy input buffer (dummy input buffer) and a dummy clock driver (dummy clock driver). The forward delay circuit 323, the phase detector circuit 324, and the backward delay circuit 325 may include delay units of complex order.
When the clock signal CLK is inputted from the outsideEXTAfter the clock signal CLK is inputted to the synchronous mirror delay circuit 320 through the input buffer 310EXTIs sent to delay monitor circuit 321 and clock frequency check circuit 327. The clock frequency checking circuit 327 is used to check the clock frequency according to the externally inputted clock signal CLKEXTAnd a reference clock signal CLK generated by an oscillator 340BASEThe determination result CLKSLOW is generated and transmitted to the first shift circuit 322 and the second shift circuit 326. Then, the first shift circuit 322 determines the external input clock signal CLK outputted by the delay monitor circuit 321 according to the determination result CLKSLOWEXTWhether or not it needs to be delayed for a certain time before being processed by the forward delay circuit 323, the phase detector circuit 324, and the backward delay circuit 325. Finally, the second shift circuit 326 outputs the external input clock signal CLK to the post delay circuit 325EXTPerforms the same operation as the first shift circuit 322 and applies the processed external input clock signal CLKEXTTransmitted to the clock driver 330 to generate the internal operation clock signal CLK required by the control circuit of the memory circuit 300INT. The following examples will be described in more detail.
As shown in fig. 4, the clock frequency checking circuit 327 may include an or gate 410, a first register 420, a second register 430, an and gate 440, a third register 450, and an SR latch 460. It should be noted that the clock frequency checking circuit unit can also achieve equivalent functions by other circuit architectures.
As shown in FIG. 4, the OR gate 410 receives an enable reset signal POR or receives an externally input clock signal CLKEXT. When the OR gate 410 receives the power-on reset signal POR or the external input clock signal CLKEXTThe or gate 410 sends a RESET signal RESET to the pins RST of the first and second registers 420 and 430 to RESET the values of the pins Q of the first and second registers 420 and 430 (e.g., to RESET the value of Q to 0). That is, the reset signal POR is activated or the clock signal is externally inputtedNumber CLKEXTThe value of the pin Q of the first register 420 and the second register 430 is reset (e.g., the value of Q is reset to 0).
In this embodiment, the pin CK of the first register 420 receives the reference clock signal CLKBASEAnd the pin D of the first register 420 receives the clock signal CLKEXT. At each reference clock signal CLKBASEPositive edge of (CLK), clock signalEXTThe value of (c) is sent to the pin Q of the first register 420 to output the first trigger signal TRG1 to the and gate 440 (see fig. 5A-5B). In addition, the pin CK of the second register 430 receives the reverse reference clock signal ZCLKBASEAnd the pin D of the second register 430 receives the clock signal CLKEXT. At each reverse reference clock signal ZCLKBASEPositive edge of (CLK), clock signalEXTThe value of (c) is sent to the pin Q of the second register 430 to output the second trigger signal TRG2 to the and gate 440 (see fig. 5A-5B). When the and gate 440 receives the first trigger signal TRG1 and the second trigger signal TRG2, the and gate 440 operates on the first trigger signal TRG1 and the second trigger signal TRG2 to generate the flag signal FG. Then, the AND gate 440 transmits the flag signal FG to the pin D of the third register 450.
In addition, in this embodiment, the pin CK of the third register 450 receives the inverted external input clock signal ZCLKEXT. At each reverse external input clock signal ZCLKEXTThe value of the flag signal FG is sent to the pin Q of the third register 450 to output the signal QoutTo SR latch 460. SR latch 460 receives output signal QoutThen, according to the output signal QoutA determination result CLKSLOW is generated. According to an embodiment of the present invention, when the determination result CLKSLOW is a first level (e.g., 1), it indicates that the external input clock signal CLK is assertedEXTIs compared with the reference clock signal CLKBASEIs slow; when the determination result CLKSLOW is at a second level (e.g., 0), it indicates that the external input clock signal CLK is assertedEXTHas a frequency no higher than that of the reference clock signal CLKBASEIs slow.
Referring to fig. 5A, the and gate 440 operates on the first trigger signal TRG1 and the second trigger signal TRG 2. Therefore, when the values of the first trigger signal TRG1 and the second trigger signal TRG2 are both high (e.g., 1), the value of the flag signal FG is high (e.g., 1). In addition, the clock signal ZCLK is inputted in each reverse directionEXTThe value of the flag signal FG is sent to the pin Q of the third register 450 to output the signal QoutTo SR latch 460. Therefore, when the signal Q is outputoutWhen the signal level is high (e.g., 1), the determination result CLKSLOW output by the SR latch 460 will be high (e.g., 1). When CLKSLOW is at high level, it indicates the external input clock signal CLKEXTIs compared with the reference clock signal CLKBASEIs slow. Therefore, the clock signal CLK is inputted from the outsideEXTA delay time is required by the first and second shift circuits 322 and 326. Thus, the internal operation clock signal CLK can be realized without requiring too many stages of delay cells in the forward delay circuit 323, the phase detector circuit 324, and the backward delay circuit 325INTAnd an original external input clock signal CLKEXTSynchronization of (2).
Note that in the embodiment of the present invention, the forward delay circuit 323 and the backward delay circuit 325 also generate the delay tV, respectively. In addition, in the embodiment of the present invention, the delay generated by the first shift circuit 322 and the second shift circuit 326 is greater than tV.
On the other hand, as shown in FIG. 5B, since the first trigger signal TRG1 and the second trigger signal TRG2 are both at the high level (e.g., 1), the flag signal FG is both at the low level (e.g., 0). Since the flag signal FG is at a low level (e.g., 0), the determination result CLKSLOW output by the SR latch 460 is at a low level (e.g., 0). When the determination result CLKSLOW is not at the high level, it indicates that the external input clock signal CLK is not presentEXTHas a frequency no higher than that of the reference clock signal CLKBASEIs slow. Therefore, the clock signal CLK is inputted from the outsideEXTNeed not be shifted by the first displacementThe path 322 and the second shift circuit 326 are delayed for a period of time.
Referring to fig. 3 and 5C, according to an embodiment of the present invention, forward delay circuit 323 includes delay units D (0) -D (n), and backward delay circuit 325 includes delay units E (0) -E (n). The delay from point B in the synchronous mirror delay circuit 320 to the e (n) th delay cell of the backward delay circuit 325 is t1, the delay from the e (n) th delay cell of the backward delay circuit 325 to the clock driver 330 is t2, where t1 is tCSC + tFD, and t1 is t2, and where tCSC represents the delay time generated by the first shift circuit 322 and the second shift circuit 326, and tFD represents the delay generated by the forward delay circuit 323 and the backward delay circuit 325. Therefore, in order to externally input the clock signal CLKEXTAnd internal operation clock signal CLK of memory circuitEXTSynchronization can be achieved by making the delay t1 from point B in the synchronous mirror delay circuit 320 to the e (n) th delay element of the backward delay circuit 325 meet the condition that t1 is tCK- (d1+ d2) so that the total delay time t is twice tCK (i.e., t is [ d1+ (d1+ d2) + t1+ t2+ d2)]2t CK). Therefore, in the embodiment of the invention, the delay time required by the first shift circuit 322 and the second shift circuit 326 is determined according to the determination result CLKSLOW to satisfy the condition. Therefore, in the present invention, the forward delay circuit 323, the phase detector circuit 324, and the backward delay circuit 325 of the synchronous mirror delay circuit 320 can achieve the internal operation clock signal CLK without the need of configuring too many stages of delay unitsINTAnd an original external input clock signal CLKEXTSynchronization of (2).
As shown in FIG. 6, clock frequency checking circuit 327 may include a plurality of clock frequency checking units CFC [0]]～CFC[n-1]Wherein n is a positive integer. Each clock frequency checking unit CFC [0]]～CFC[n-1]The architecture shown in fig. 4 may be applied. According to an embodiment of the present invention, the synchronous mirror delay circuit 320 may further include a frequency divider circuit (not shown). The frequency divider circuit can divide the reference clock signal CLKBASEDown-converting by different multiples to generate reference clock signal CLK with different frequenciesBASEE.g. CLK as shown in FIG. 6BASE/1、CLKBASE/2…CLKBASE/2(n-1)。
As shown in FIG. 6, clock frequency checking unit CFC [0] of clock frequency checking circuit 327]～CFC[n-1]Will receive reference clock signal CLK with different frequencies respectivelyBASE/1、CLKBASE/2…CLKBASE/2(n-1). Clock frequency checking unit CFC [0]]～CFC[n-1]Will be based on the received reference clock signal CLKBASE/1、CLKBASE/2…CLKBASE/2(n-1)Respectively generate a determination result CLKSLOW [0]]、CLKSLOW[1]…CLKSLOW[n-1]. Each clock frequency checking unit CFC [0]]～CFC[n-1]Will generate the determination result CLKSLOW [0]]、CLKSLOW[1]…CLKSLOW[n-1]To the first shift circuit 322 and the second shift circuit 326. The first shift circuit 322 and the second shift circuit 326 can be used to determine CLKSLOW [0] according to all the determination results]、CLKSLOW[1]…CLKSLOW[n-1](or as CLKSLOW [ n-1: 0]]) Determining an external input clock signal CLKEXTHow long the delay (or shift) is. For example, when only the determination result CLKSLOW [0]]Is 1 (i.e. only in the reference clock signal CLK)BASEIs CLKBASEAt time/1, a clock signal CLK is inputted from the outsideEXTHas a frequency higher than that of the reference clock signal CLKBASESlow frequency of) of the clock signal CLK, the clock signal CLK is externally inputEXTIs only slightly slower than the reference clock signal CLKBASESo as to delay the externally input clock signal CLKEXTA shorter time. When the determination result CLKSLOW [ n-1]]Is 1 (i.e., at the reference clock signal CLK)BASEIs CLKBASE/1、CLKBASE/2…CLKBASE/2(n-1)Clock, externally inputting clock signal CLKEXTAre all of a higher frequency than the reference clock signal CLKBASESlow frequency of) of the clock signal CLK, the clock signal CLK is externally inputEXTHas a relatively slow frequency and thus delays the externally input clock signal CLKEXTFor a longer time.
As shown in FIG. 7, clock frequency checking circuit 327 further includes a majority logic circuit 710. A majority logic circuit 710 is coupled to each clock frequency checking unit CFC [0] of clock frequency checking circuit 327]～CFC[n-1]To receive the determination result CLKSLOW [0]]、CLKSLOW[1]…CLKSLOW[n-1]. When the majority logic 710 receives the determination result CLKSLOW [0]]、CLKSLOW[1]…CLKSLOW[n-1]Then, according to all the judgment results CLKSLOW [0]]、CLKSLOW[1]…CLKSLOW[n-1]And neglecting unreasonable judgment results in all judgment results. For example, if the reference clock signal CLKBASE/4 and CLKBASEDetermination result CLKSLOW [2 ] at/16]And CLKSLOW [4 ]]Are respectively 0 and 1, i.e. are judged as being compared with CLKBASESlow/16 but slower than CLKBASEFast/4, which is contradictory because of CLKBASE16 ratio CLKBASESlow at/4. At this time, the clock signal CLK can be referencedBASE/1、CLKBASE/2 and CLKBASEThe judgment result at time/8. For example, at this time CLKSLOW [0]]、CLKSLOW[1]And CLKSLOW [3 ]]When all are 1, the majority logic 710 will use the corresponding reference clock signal CLKBASEDetermination result CLKSLOW [4 ] of/16]. That is to say CLKSLOW [2 ]]The judgment of (1) should be ignored for erroneous judgment.
According to an embodiment of the present invention, a plurality of switch circuits and a plurality of delay circuits are disposed in the first shift circuit 322 and the second shift circuit 326 to satisfy the requirements of different determination results CLKSLOW. For example, when the first shift circuit 322 and the second shift circuit 326 receive the determination result CLKSLOW from the clock frequency checking circuit 327 as 3 bits (i.e. the determination result CLKSLOW [2: 0]]) Meanwhile, 2 delay circuits are required to be disposed in the first shift circuit 322 and the second shift circuit 326 to satisfy the requirements of different determination results CLKSLOW. When the first and second shift circuits 322 and 326 are configured with 2 delay circuits, the first and second shift circuits 322 and 326 can generate 4 different delay values. In this embodiment, the 2 delay circuits may have different delay values. In addition, in this embodiment, the first shift circuit 322 and the second shift circuit 326 determine to turn on those switch circuits according to different determination results CLKSLOW. That is, the first shift circuit 322 and the second shift circuit 326 determine the external input clock signal CLK received from the delay monitor circuit 321 according to the different determination results CLKSLOWEXTHow long the delay (or shift) is. The following description will be made by taking fig. 8 as an example.
The shift circuit 800 shown in fig. 8 is suitable for the first shift circuit 322 and the second shift circuit 326. The shift circuit 800 may include an input terminal IN, an output terminal OUT, a first switch SW0, a second switch SW1, a third switch SW2, a first delay circuit 810, and a second delay circuit 820. The first delay circuit 810 and the second delay circuit 820 have a delay 1 and a delay 2, respectively. When the CLKSLOW is [000], the first switch SW0 and the third switch SW2 are turned on, and the second switch SW1 is turned off, so that the shift circuit 800 does not have a delay. When the determination result CLKSLOW is [100], the third switch SW2 is turned on, and the first switch SW0 and the second switch SW1 are turned off, so that the delay 1 is generated in the shift circuit 800. When the CLKSLOW is [110], the first switch SW0 and the second switch SW1 are turned on, and the third switch SW2 is turned off, so that the delay 2 is generated in the shift circuit 800. When the CLKSLOW is [111], the second switch SW1 is turned on, and the first switch SW0 and the third switch SW2 are turned off, so that the shift circuit 800 generates the delays delay 1 plus delay 2.
The shift circuit 900 shown in fig. 9 is applicable to the first shift circuit 322 and the second shift circuit 326. The shift circuit 900 may include an input terminal IN, an output terminal OUT, a digital-to-analog converter 910, and a delay control circuit 920. The digital-to-analog converter 910 receives the determination result CLKSLOW from the clock frequency check circuit 327, and generates the potential signal Vbias corresponding to the determination result CLKSLOW according to the determination result CLKSLOW. The digital-to-analog converter 910 then transmits the voltage level signal Vbias to the delay control circuit 920. The delay control circuit 920 receives an external input clock signal CLK from an input INEXTAnd determines the external input clock signal CLK according to the potential signal Vbias received from the digital-to-analog converter 910EXTHow long the delay (or shift) is.
Referring to fig. 10, the Synchronous Mirror Delay (SMD) operation method may be applied to the synchronous mirror delay circuit of the present invention. In step S1010, a clock frequency checking circuit of the synchronous mirror delay circuit determines an external input clock signal CLKEXTWhether the frequency of the oscillator is higher than a parameter of an oscillator outputClock signal CLKBASEIs slow to generate a determination result CLKSLOW. In step S1020, the clock frequency check circuit transmits the determination result CLKSLOW to a first shift circuit and a second shift circuit of the synchronous mirror delay circuit. In step S1030, the first and second shift circuits determine whether to delay the external input clock signal CLK first according to the determination result CLKSLOWEXT。
According to an embodiment of the present invention, in the synchronous mirror delay operation method, when the clock signal CLK is inputted externallyEXTIs compared with the reference clock signal CLKBASEWhen the clock frequency is slow, the determination result CLKSLOW generated by the clock frequency check circuit of the synchronous mirror delay circuit 320 is at a first level. When the clock signal CLK is inputted from the outsideEXTHas a frequency no higher than that of the reference clock signal CLKBASEWhen the clock frequency is slow, the determination result CLKSLOW generated by the clock frequency check circuit of the synchronous mirror delay circuit 320 is at a second level.
According to an embodiment of the present invention, the method further includes that when the determination result CLKSLOW is at the first level, the first shift circuit and the second shift circuit will operate according to the reference clock signal CLKBASEDetermines the frequency of the external input clock signal CLKEXTHow long the first is delayed. When the determination result CLKSLOW is at the second level, the first and second shift circuits do not delay the external input clock signal CLK firstEXT。
According to an embodiment of the present invention, the method further comprises a frequency divider circuit of the synchronous mirror delay circuit 320 for dividing the reference clock signal CLKBASEThe reference clock signal CLK with different frequencies is divided down by different multiples and the frequency dividing circuitBASEEach of the clock frequency check units of the clock frequency check circuit is inputted. Then, each clock frequency checking unit will respectively correspond to the reference clock signal CLK with different frequenciesBASEThe determination result CLKSLOW is transmitted to the first shift circuit and the second shift circuit. According to an embodiment of the present invention, the method further comprises a step of receiving each clock frequency detection by a majority logic of the synchronous mirror delay circuit 320The judgment result CLKSLOW of the verification unit and the unreasonable judgment results in all the judgment results CLKSLOW are ignored through a majority logic circuit according to all the judgment results CLKSLOW.
According to an embodiment of the present invention, in the synchronous mirror delay operation method, the first shift circuit and the second shift circuit respectively include a plurality of switch circuits and a plurality of delay circuits. According to the determination result CLKSLOW, if the clock signal CLK is inputted externallyEXTThe first and second shift circuits are delayed to turn on one or more of the plurality of switch circuits to determine the external input clock signal CLKEXTHow long the delay is. According to another embodiment of the present invention, in the synchronous mirror delay operation method, the first shift circuit and the second shift circuit respectively include a digital-to-analog converter and a delay control circuit. The digital-to-analog converter receives the determination result CLKSLOW and generates a potential signal Vbias corresponding to the determination result CLKSLOW according to the determination result CLKSLOW. The delay control circuit determines whether to delay the external input clock signal CLK according to the potential signal VbiasEXTAnd if the clock signal CLK is inputted externallyEXTNeeds to be delayed to determine the external input clock signal CLKEXTHow long this is delayed.
According to the embodiment of the invention, the synchronous mirror delay operation method is provided when the clock signal CLK is inputted externallyEXTWhen the period of the clock signal CLK is too slow, the clock signal CLK is inputtedEXTWill be delayed for a period of time. Therefore, the forward delay circuit, the phase detector circuit, and the backward delay circuit of the synchronous mirror delay circuit 320 do not need to be configured with too many stages of delay cells to achieve the internal operation clock signal CLKINTAnd an original external input clock signal CLKEXTSynchronization of (2). Therefore, the method for operating the delay of the synchronous mirror according to the embodiment of the present invention can avoid the large current consumption of the delay circuit of the synchronous mirror and the large size required in the process of the delay circuit of the synchronous mirror. In addition, the Synchronous Mirror Delay (SMD) circuit 320 according to the present invention can be applied or operated in a wide-range.
Although the present disclosure has been described with reference to exemplary embodiments, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope of the present disclosure.

Claims (14)

1. A synchronous mirror delay circuit, the circuit comprising:
a delay monitor circuit coupled to an input buffer;
a forward delay circuit;
a first shift circuit coupled to said delay monitor circuit and said forward delay circuit;
a backward delay circuit;
a second shift circuit coupled to the backward delay circuit and a clock driver; and
a clock frequency checking circuit coupled to the first shift circuit and the second shift circuit,
wherein the clock frequency checking circuit determines whether a frequency of an externally input clock signal is slower than a frequency of a reference clock signal to generate a determination result, and transmits the determination result to the first and second shift circuits, and
the first shift circuit and the second shift circuit determine whether to delay the external input clock signal first according to the judgment result.
2. The synchronous mirror delay circuit of claim 1, wherein the delays produced by the first and second shift circuits are greater than the delays produced by the forward and backward delay circuits.
3. The synchronous mirror delay circuit of claim 1 wherein the clock frequency checking circuit comprises a plurality of clock frequency checking units.
4. The synchronous mirror delay circuit of claim 3, further comprising: a frequency divider coupled to the clock frequency checking circuit,
wherein the frequency dividing circuit divides the reference clock signal into frequencies according to different multiples and inputs the reference clock signals with different frequencies into each clock frequency checking unit respectively,
each clock pulse frequency checking unit respectively transmits the judgment result of the reference clock pulse signal corresponding to different frequencies to the first shift circuit and the second shift circuit.
5. The synchronous mirror delay circuit of claim 4 wherein the clock frequency verification circuit further comprises:
a plurality of decision logic circuits coupled to each of the clock frequency check units,
the majority logic circuit receives the judgment result of each clock frequency checking unit and ignores the unreasonable judgment result in all the judgment results according to all the judgment results.
6. The synchronous mirror delay circuit of claim 3, wherein the clock frequency verification unit comprises:
a first register for receiving the reference clock signal and the external input clock signal;
a second register for receiving a reverse reference clock signal and the external input clock signal;
an AND gate coupled to the first register and the second register and generating a flag signal according to output signals of the first register and the second register;
a third register coupled to the AND gate and receiving the flag signal and an inverted external input clock signal; and
an SR latch coupled to the third register and outputting the determination result according to the output signal of the third register.
7. The synchronous mirror delay circuit of claim 1, wherein the first and second displacement circuits each comprise:
a plurality of switching circuits; and
a plurality of delay circuits for generating different delay values;
wherein, according to the determination result, if the external input clock signal needs to be delayed first, one or more of the plurality of switch circuits are turned on to determine how long the external input clock signal should be delayed.
8. A synchronous mirror delay operation method applied to the synchronous mirror delay circuit according to any one of claims 1 to 7, the method comprising:
judging whether the frequency of an external input clock pulse signal is slower than that of a reference clock pulse signal through a clock pulse frequency check circuit of the synchronous mirror delay circuit so as to generate a judgment result;
a first shift circuit and a second shift circuit for transmitting the determination result to the synchronous mirror delay circuit, an
The first shift circuit and the second shift circuit determine whether to delay the external input clock signal first according to the judgment result.
9. The synchronous mirror delay operation of claim 8, wherein the delay generated by the first and second shift circuits is greater than the delay generated by a forward delay circuit and a backward delay circuit of the synchronous mirror delay circuit.
10. The synchronized mirror delay operation method of claim 8, further comprising:
when the frequency of the external input clock pulse signal is slower than that of the reference clock pulse signal, the judgment result generated by the clock pulse frequency inspection circuit is a first level; and
when the frequency of the external input clock pulse signal is not slower than the frequency of the reference clock pulse signal, the judgment result generated by the clock pulse frequency inspection circuit is a second level.
11. The synchronized mirror delay operation method of claim 10, further comprising:
when the judgment result is the first level, determining how long the external input clock signal is delayed by the first shift circuit and the second shift circuit according to the frequency of the reference clock signal; and
when the determination result is the second level, the external input clock signal is not delayed by the first shift circuit and the second shift circuit.
12. The method of claim 8, wherein the clock frequency checking circuit comprises a plurality of clock frequency checking units, the method further comprising:
reducing the frequency of the reference clock signal by different multiples through a frequency dividing circuit;
inputting the reference clock signals with different frequencies into each clock frequency checking unit of the clock frequency checking circuit respectively; and
and respectively transmitting the judgment results of the reference clock signals corresponding to different frequencies to the first shift circuit and the second shift circuit through each clock frequency checking unit.
13. The synchronized mirror delay operation method of claim 12, further comprising:
receiving the judgment result of each clock frequency checking unit through a majority logic circuit; and
and ignoring unreasonable judgment results in all the judgment results according to all the judgment results through the majority logic circuit.
14. The synchronous mirror delay operation method of claim 8, wherein the first and second shift circuits respectively include a digital-to-analog converter and a delay control circuit, and the synchronous mirror delay operation method further comprises:
receiving the judgment result through the digital-to-analog converter, and generating a potential signal corresponding to the judgment result according to the judgment result; and
determining, by the delay control circuit, whether to delay the external input clock signal according to the potential signal, and determining how long the external input clock signal should be delayed if the external input clock signal needs to be delayed.
CN201810981078.4A 2018-08-27 2018-08-27 Synchronous mirror delay circuit and synchronous mirror delay operation method Active CN110867199B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201810981078.4A CN110867199B (en) 2018-08-27 2018-08-27 Synchronous mirror delay circuit and synchronous mirror delay operation method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201810981078.4A CN110867199B (en) 2018-08-27 2018-08-27 Synchronous mirror delay circuit and synchronous mirror delay operation method

Publications (2)

Publication Number Publication Date
CN110867199A CN110867199A (en) 2020-03-06
CN110867199B true CN110867199B (en) 2021-07-09

Family

ID=69651684

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201810981078.4A Active CN110867199B (en) 2018-08-27 2018-08-27 Synchronous mirror delay circuit and synchronous mirror delay operation method

Country Status (1)

Country Link
CN (1) CN110867199B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11004499B1 (en) * 2020-05-08 2021-05-11 Winbond Electronics Corp. Latency control circuit and method

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100558554B1 (en) * 2004-01-07 2006-03-10 삼성전자주식회사 Internal clock generating apparatus
US7471130B2 (en) * 2005-05-19 2008-12-30 Micron Technology, Inc. Graduated delay line for increased clock skew correction circuit operating range
CN101217277B (en) * 2008-01-15 2010-12-29 凌阳科技股份有限公司 A non-integer frequency difference eliminator and phase-lock loop that can product non-integer real-time clock signal
US9337817B2 (en) * 2014-06-17 2016-05-10 Via Alliance Semiconductor Co., Ltd. Hold-time optimization circuit and receiver with the same

Also Published As

Publication number Publication date
CN110867199A (en) 2020-03-06

Similar Documents

Publication Publication Date Title
US8686773B1 (en) In-system margin measurement circuit
US7994828B2 (en) Frequency divider, frequency dividing method thereof, and phase locked loop utilizing the frequency divider
US7808279B2 (en) Low power, self-gated, pulse triggered clock gating cell
US20080101524A1 (en) Clock data recovery apparatus
US6563349B2 (en) Multiplexor generating a glitch free output when selecting from multiple clock signals
US7180336B2 (en) Glitch-free clock switching apparatus
US20070132497A1 (en) Delay cells and delay line circuits having the same
US7071751B1 (en) Counter-controlled delay line
US7262644B2 (en) Method and apparatus for switching frequency of a system clock
US10790837B1 (en) Self-tuning digital clock generator
US6639958B1 (en) Circuit configuration for the interference-free initialization of delay locked loop circuits with fast lock
US11509297B2 (en) Duty cycle correction circuit including a reference clock generator
CN110867199B (en) Synchronous mirror delay circuit and synchronous mirror delay operation method
US10707849B2 (en) Synchronous mirror delay circuit and synchronous mirror delay operation method
US9438272B1 (en) Digital phase locked loop circuitry and methods
US7477714B2 (en) Phase adjusting circuit for minimized irregularities at phase steps
US7071738B1 (en) Glitchless clock selection circuit using phase detection switching
US10014849B2 (en) Clock detectors and methods of detecting clocks
US6960960B2 (en) Frequency detector detecting variation in frequency difference between data signal and clock signal
US20090251179A1 (en) Clock disabling circuit and clock switching device utilizing the same
CN113872593A (en) Clock data recovery circuit, processing chip and display device
US10868552B2 (en) Frequency divider circuit, demultiplexer circuit, and semiconductor integrated circuit
JP2011040803A (en) Dll circuit
US7902893B1 (en) Clock-signal generator
KR20120027850A (en) Duty correcting circuit having a duty detector, delay-locked loop circuit having the duty correcting circuit and method of duty correction

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant