CN110855262B - System and method for realizing multi-type audio output impedance - Google Patents

System and method for realizing multi-type audio output impedance Download PDF

Info

Publication number
CN110855262B
CN110855262B CN201911107102.2A CN201911107102A CN110855262B CN 110855262 B CN110855262 B CN 110855262B CN 201911107102 A CN201911107102 A CN 201911107102A CN 110855262 B CN110855262 B CN 110855262B
Authority
CN
China
Prior art keywords
channel
output
impedance
relay
series
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201911107102.2A
Other languages
Chinese (zh)
Other versions
CN110855262A (en
Inventor
缪国锋
薛沛祥
唐丽萍
陈庆磊
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CLP Kesiyi Technology Co Ltd
Original Assignee
CLP Kesiyi Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CLP Kesiyi Technology Co Ltd filed Critical CLP Kesiyi Technology Co Ltd
Priority to CN201911107102.2A priority Critical patent/CN110855262B/en
Publication of CN110855262A publication Critical patent/CN110855262A/en
Application granted granted Critical
Publication of CN110855262B publication Critical patent/CN110855262B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03HIMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H7/00Multiple-port networks comprising only passive electrical elements as network components
    • H03H7/38Impedance-matching networks
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D30/00Reducing energy consumption in communication networks
    • Y02D30/70Reducing energy consumption in communication networks in wireless communication networks

Landscapes

  • Amplifiers (AREA)

Abstract

The application discloses a system and a method for realizing multi-type audio output impedance, comprising the following steps: the P-channel and N-channel of the two-channel relay respectively comprise two switches with a common end; a plurality of resistors with set resistance values are connected between two adjacent two-channel relays; the connection between the two-channel relays and the series connection or the parallel connection of the set resistors are realized by controlling the on-off of the switches of the P channel and the N channel in the two-channel relay, and the required impedance value is finally output. The application realizes multiple impedance interfaces by using a small amount of standard resistance values, and realizes the recycling of the matching circuit; the switching of the driving relay is simple and convenient by adopting flexible control logic.

Description

System and method for realizing multi-type audio output impedance
Technical Field
The application relates to the technical field of audio analyzers, in particular to a system and a method for realizing multi-type audio output impedance.
Background
The statements in this section merely provide background information related to the present disclosure and may not necessarily constitute prior art.
The audio analyzer is widely used and can effectively analyze audio amplifiers and other elements in an audio chain. The audio output impedance is an important parameter of the audio analyzer. Because the audio output interfaces are different, the application fields and the tested equipment are different, the audio output impedance is required to be matched by multiple types, the impedance mismatch can cause the inconsistency of the amplitude of an output signal and a measured value, the experiment failure can be caused, and serious scientific research accidents can be caused; thus, each impedance requires a matching circuit.
The impedance design circuit in the current audio analyzer mainly adopts the steps that signals are input into different impedance matching circuits after being generated, and then are input into different impedance interfaces through a relay switch, and referring to FIG. 1; the audio impedance matching circuit is generally designed to be independent of each other, so that the circuit is large in size, the layout area of the PCB is increased, and the impedance switching circuit is complex.
Disclosure of Invention
In order to solve the problems, the application provides a system and a method for realizing multi-type audio output impedance, which can realize that a matching circuit can meet the switching of nearly ten impedances, simplify the design and reduce the PCB layout.
In some embodiments, the following technical scheme is adopted:
a system for implementing multiple types of audio output impedance, comprising: the P-channel and N-channel of the two-channel relay respectively comprise two switches with a common end; a plurality of resistors with set resistance values are connected between two adjacent two-channel relays; the connection between the two-channel relays and the series connection or the parallel connection of the set resistors are realized by controlling the on-off of the switches of the P channel and the N channel in the two-channel relay, and the required impedance value is finally output.
As a further improvement, the output end of the impedance value is sequentially connected with two double-channel relays in series, wherein the P channel and the N channel of one double-channel relay are respectively connected with an unbalanced interface, and the output of one channel of the P channel and the N channel is grounded; the P channel and the N channel of the other two-channel relay are respectively connected with the balance interface.
As a further improvement, the on-off of the switches of the P channel and the N channel in the two-channel relay is controlled, and the impedance values output by the P channel and the N channel after the two-channel relay is connected in series are equal through the serial connection or the parallel connection of the set resistors; an output of the balanced impedance value or the common mode impedance is achieved.
As a further improvement, the on-off of a switch of one channel in the two-channel relay is controlled, and the set impedance value is output by the corresponding channel after the two-channel relay is connected in series or in parallel by setting the series or parallel of the resistors, and the output of the other channel is grounded, so that the unbalanced impedance output is realized.
In other embodiments, the following technical solutions are adopted:
a method of implementing a multi-type audio output impedance, comprising:
connecting a plurality of double-channel relays in series;
a plurality of resistors with set resistance values are connected between two adjacent two-channel relays;
the connection between the two-channel relays and the series connection or the parallel connection of the set resistors are realized by simultaneously controlling the on-off of the switches of the P channel and the N channel in the two-channel relay, and the required impedance value is finally output.
As a further improvement, the on-off of the switches of the P channel and the N channel in the two-channel relay is controlled at the same time, and the impedance values output by the P channel and the N channel after the two-channel relay is connected in series are equal through the serial connection or the parallel connection of the set resistors; an output of the balanced impedance value or the common mode impedance is achieved.
As a further improvement, the on-off of a switch of one channel in the two-channel relay is controlled, and the set impedance value is output by the corresponding channel after the two-channel relay is connected in series or in parallel by setting the series or parallel of the resistors, and the output of the other channel is grounded, so that the unbalanced impedance output is realized.
Compared with the prior art, the application has the beneficial effects that:
the application realizes multiple impedance interfaces by using a small amount of standard resistance values, and realizes the recycling of the matching circuit; the switching of the driving relay is simple and convenient by adopting flexible control logic.
The application can be switched flexibly between different impedance values and is easy to realize; the repeated utilization of the matching resistor is realized, and the complexity of the matching circuit is reduced.
Drawings
FIG. 1 is a schematic diagram of a conventional impedance matching generation system according to the present application;
fig. 2 is a diagram of a multi-type audio output impedance implementation system according to a first embodiment of the present application.
Detailed Description
It should be noted that the following detailed description is illustrative and is intended to provide further explanation of the application. Unless defined otherwise, all technical and scientific terms used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this application belongs.
It is noted that the terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of exemplary embodiments according to the present application. As used herein, the singular is also intended to include the plural unless the context clearly indicates otherwise, and furthermore, it is to be understood that the terms "comprises" and/or "comprising" when used in this specification are taken to specify the presence of stated features, steps, operations, devices, components, and/or combinations thereof.
Example 1
In one or more embodiments, a system for implementing multiple types of audio output impedance is disclosed, comprising: the P-channel and N-channel of the two-channel relay respectively comprise two switches with a common end; two paths are simultaneously connected or disconnected, and a plurality of resistors with set resistance values are connected between two adjacent double-channel relays; the connection between the two-channel relays and the series connection or the parallel connection of the set resistors are realized by controlling the on-off of the switches of the P channel and the N channel in the two-channel relay, and the required impedance value is finally output.
The output end of the impedance value is sequentially connected with two double-channel relays in series, wherein a P channel and an N channel of one double-channel relay are respectively connected with an unbalanced interface, and the output of one channel of the P channel and the N channel is grounded; the P channel and the N channel of the other two-channel relay are respectively connected with the balance interface.
The on-off of the switches of the P channel and the N channel in the two-channel relay is controlled, and the impedance values output by the P channel and the N channel after the two-channel relay is connected in series are equal through the serial connection or the parallel connection of set resistors; an output of the balanced impedance value or the common mode impedance is achieved.
The on-off of a switch of one channel in the two-channel relay is controlled, and the set impedance value is output by the corresponding channel after the two-channel relay is connected in series or in parallel by setting the series or parallel of the resistors, and the output of the other channel is grounded, so that the unbalanced impedance output is realized.
The embodiment of the application uses 7 double-channel relays (K1-K7) and 4 resistors, and completes the circuit switching of 9 impedances and the turn-off of signal output, and the switching of a relay switch is in the left-right direction. Through the series-parallel connection and multiplexing of the resistors, the audio output impedance of the required type is realized, and the audio output impedance matching circuit is simplified.
For convenience in describing the circuit structure, in this embodiment, for two switches having one common terminal for the P-channel and the N-channel, the two channels are simultaneously turned on or off, and three connection terminals thereof are described as: a common end, a left end and a right end; closing the left switch achieves connection of the left end and the common end, and closing the right switch achieves connection of the right end and the common end.
The specific structure of the system for implementing multi-type audio output impedance disclosed in this embodiment refers to fig. 2, including: 7 double-channel relays (K1-K7) connected in series, wherein in the double-channel relay K1, the left end of a P channel is grounded, the right end of the P channel is connected with a 20Ω resistor and then is connected to the right end of the P channel of the double-channel relay K2, the middle end of the P channel is divided into two paths, and the two paths of outputs are respectively connected with the left end of the P channel and the left end of an N channel of the double-channel relay K2 after being respectively connected with the 20Ω resistor; the left end, the middle end and the right end of the N channel of the double-channel relay K1 are all suspended.
In the double-channel relay K2, the right end of the P channel is connected with a 20Ω resistor except the connection with the double-channel relay K1; the middle end of the P channel is connected with a 580 omega resistor and then is respectively communicated with the middle ends of the P channels of the two-channel relays K3-K6; the middle end of the P channel is also respectively connected with the left end of the P channel of the two-channel relay K3, the left end of the P channel of the two-channel relay K4 is connected after 33.6Ω resistance, the left end of the P channel of the two-channel relay K5 is connected after 541 Ω resistance, and the right ends of the P channels of the two-channel relays K3-K6 are suspended; the connection of the N channels of the two-channel relays K2-K6 is symmetrical to the P channel, and the description is omitted.
In the double-channel relay K6, the left ends of the P channel and the N channel are respectively connected with a balance XLR interface (called balance interface for short in the patent), and the right ends of the P channel and the N channel are respectively connected with the left ends of corresponding channels of the double-channel relay K7; in the double-channel relay K7, the middle ends of the P channel and the N channel are respectively connected with an unbalanced BNC interface (in the patent, the unbalanced interface is abbreviated as an unbalanced interface), and the right end of the N channel is grounded.
In this embodiment, the 20 ohm impedance of R1, R2, R3, and R4 is determined by balancing 40 ohm impedance, then the values of 580 ohms of R5 and R6 are obtained by unbalanced 600 ohms, then each 20 ohms plus 280 ohms is needed for balancing 600 ohms, each 20 ohms plus 280 ohms is obtained by parallel connection of 580 ohms and another resistance value, finally each 20 ohms plus 30 ohms is needed for balancing 100 ohms, and the three parallel values of R5, R7, and R9 are obtained, and finally each R7 and R8 is obtained as 33.6 ohms. Of course, those skilled in the art can select other resistor combinations with other resistance values based on the design concept of the present application.
With the above system configuration, the switching logic and the output impedance types are as follows:
(1) Switch off
In the two-channel relays K1-K7, the closing direction of the switches in the P channel and the N channel is as follows: left end closure-left end closing-left end closing, at this time, neither the balanced interface nor the unbalanced interface has a signal output.
(2) Unbalanced 600 omega
In the two-channel relays K1-K7, the closing direction of the switches in the P channel and the N channel is as follows: the impedance value is that resistors R2 and R5 are connected in series, and one end output end of the unbalanced interface is grounded. At this time, an unbalanced 600 Ω impedance is output.
(3) Unbalanced 50Ω
In the two-channel relays K1-K7, the closing direction of the switches in the P channel and the N channel is as follows: the impedance value is that resistors R5, R7 and R9 are connected in parallel and then connected in series with a resistor R1, and one end output end of an unbalanced interface is grounded. At this time, unbalanced 50Ω impedance is output.
(4) Unbalanced 20Ω
In the two-channel relays K1-K7, the closing direction of the switches in the P channel and the N channel is as follows: right end closing, left end closing, right end closing and right end closing, wherein the impedance value is a resistor R1, and one end of the unbalanced output is grounded. At this time, an unbalanced 20Ω impedance is output.
(5) Balance 600 omega
In the two-channel relays K1-K7, the closing direction of the switches in the P channel and the N channel is as follows: the impedance value P channel is formed by connecting resistors R5 and R9 in parallel and then connecting the resistors R1 in series. The N channels are resistors R6 and R10 which are connected in parallel and then connected in series with a resistor R4, wherein the two channels are 300 omega respectively and have 180-degree phase difference. At this time, the output balances 600 Ω impedance.
(6) Balance 100 omega
In the two-channel relays K1-K7, the closing direction of the switches in the P channel and the N channel is as follows: the impedance value P channel is formed by connecting resistors R5, R7 and R9 in parallel and then connecting the resistors R1 in series. The N channels are resistors R6, R8 and R10 which are connected in parallel and then connected in series with a resistor R4, and the two channels are respectively 50 omega and have 180-degree phase difference. At this time, the output balances the 100 Ω impedance.
(7) Balance 40 omega
In the two-channel relays K1-K7, the closing direction of the switches in the P channel and the N channel is as follows: right end closing, left end closing and left end closing, wherein the impedance value P channel is a resistor R1, the N channel is a resistor R4, the two channels are 20 omega respectively, and the phase difference is 180 degrees. At this time, the output balances the 20Ω impedance.
(8) Common mode 600Ω
In the two-channel relays K1-K7, the closing direction of the switches in the P channel and the N channel is as follows: the impedance value P channel is formed by connecting resistors R5 and R9 in parallel and then connecting the resistors R2 in series. The N channels are resistors R6 and R10 which are connected in parallel and then connected in series with a resistor R3, and the two channels are 300 omega respectively and have the same phase. At this time, the common mode 600Ω impedance is output.
(9) Common mode 100 omega
In the two-channel relays K1-K7, the closing direction of the switches in the P channel and the N channel is as follows: the impedance value P channel is formed by connecting resistors R5, R7 and R9 in parallel and then connecting the resistors R2 in series. The N channels are resistors R6, R8 and R10 which are connected in parallel and then connected in series with a resistor R3, and the two channels are respectively 50 omega and have the same phase. At this time, the common mode 100deg.F impedance is output.
(10) Common mode 40 omega
In the two-channel relays K1-K7, the closing direction of the switches in the P channel and the N channel is as follows: the method comprises the steps of right end closing, left end closing, right end closing, left end closing and left end closing, wherein an impedance value P channel is a resistor R2, an N channel is a resistor R3, and the two channels are 20 omega in each phase. At this time, the common mode 40Ω impedance is output.
The system impedance of the embodiment is flexible to switch, so that the repeated utilization of the matching resistor is realized, and the complexity of the matching circuit is reduced.
Example two
In one or more embodiments, a method of implementing a multi-type audio output impedance is disclosed, comprising:
connecting a plurality of double-channel relays in series;
a plurality of resistors with set resistance values are connected between two adjacent two-channel relays;
the connection between the two-channel relays and the series connection or the parallel connection of the set resistors are realized by controlling the on-off of the switches of the P channel and the N channel in the two-channel relay, and the required impedance value is finally output.
The on-off of the switches of the P channel and the N channel in the two-channel relay is controlled, and the impedance values output by the P channel and the N channel after the two-channel relay is connected in series are equal by setting the series connection or the parallel connection of the resistors; an output of the balanced impedance value or the common mode impedance is achieved.
The on-off of a switch of one channel in the two-channel relay is controlled, and the set impedance value is output by the corresponding channel after the two-channel relay is connected in series or in parallel by setting the series or parallel of the resistors, and the output of the other channel is grounded, so that the unbalanced impedance output is realized.
While the foregoing description of the embodiments of the present application has been presented in conjunction with the drawings, it should be understood that it is not intended to limit the scope of the application, but rather, it is intended to cover all modifications or variations within the scope of the application as defined by the claims of the present application.

Claims (3)

1. A system for implementing multiple types of audio output impedance, comprising: the P-channel and N-channel of the two-channel relay respectively comprise two switches with a common end; a plurality of resistors with set resistance values are connected between two adjacent two-channel relays; the connection between the two-channel relays and the series connection or parallel connection of the set resistors are realized by controlling the on-off of the switches of the P channel and the N channel in the two-channel relay, and the required impedance value is finally output;
the on-off of the switches of the P channel and the N channel in the two-channel relay is controlled, and the impedance values output by the P channel and the N channel after the two-channel relay is connected in series are equal through the serial connection or the parallel connection of set resistors; realizing the output of the balanced impedance value or the common mode impedance;
the on-off of a switch of one channel in the two-channel relay is controlled, and the set impedance value is output by the corresponding channel after the two-channel relay is connected in series or in parallel by setting the series or parallel of the resistors, and the output of the other channel is grounded, so that the unbalanced impedance output is realized.
2. The system for realizing multi-type audio output impedance according to claim 1, wherein the output end of the impedance value is sequentially connected with two-channel relays in series, wherein the P-channel and the N-channel of one two-channel relay are respectively connected with an unbalanced interface, and the output of one of the P-channel and the N-channel is grounded; the P channel and the N channel of the other two-channel relay are respectively connected with the balance interface.
3. A method of implementing a multi-type audio output impedance, comprising:
connecting a plurality of double-channel relays in series;
a plurality of resistors with set resistance values are connected between two adjacent two-channel relays;
the connection between the two-channel relays and the series connection or parallel connection of the set resistors are realized by simultaneously controlling the on-off of the P-channel and the N-channel switches in the two-channel relay, and the required impedance value is finally output;
meanwhile, the on-off of the switches of the P channel and the N channel in the two-channel relay is controlled, and the impedance values output by the P channel and the N channel after the two-channel relay is connected in series are equal by setting the series connection or the parallel connection of the resistors; realizing the output of the balanced impedance value or the common mode impedance;
the on-off of a switch of one channel in the two-channel relay is controlled, and the set impedance value is output by the corresponding channel after the two-channel relay is connected in series or in parallel by setting the series or parallel of the resistors, and the output of the other channel is grounded, so that the unbalanced impedance output is realized.
CN201911107102.2A 2019-11-13 2019-11-13 System and method for realizing multi-type audio output impedance Active CN110855262B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201911107102.2A CN110855262B (en) 2019-11-13 2019-11-13 System and method for realizing multi-type audio output impedance

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201911107102.2A CN110855262B (en) 2019-11-13 2019-11-13 System and method for realizing multi-type audio output impedance

Publications (2)

Publication Number Publication Date
CN110855262A CN110855262A (en) 2020-02-28
CN110855262B true CN110855262B (en) 2023-09-08

Family

ID=69600782

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201911107102.2A Active CN110855262B (en) 2019-11-13 2019-11-13 System and method for realizing multi-type audio output impedance

Country Status (1)

Country Link
CN (1) CN110855262B (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102611804A (en) * 2012-03-22 2012-07-25 东莞普思电子有限公司 Digital subscriber line (xDSL) test system and test method thereof
CN104023294A (en) * 2014-05-30 2014-09-03 广东欧珀移动通信有限公司 Interface multiplexing apparatus in terminal, and adaptor panel
CN105223941A (en) * 2014-06-23 2016-01-06 中航商用航空发动机有限责任公司 Hardware is in loop fault injected system
CN107422192A (en) * 2017-08-02 2017-12-01 广州市锐丰音响科技股份有限公司 Audio frequency apparatus input impedance measuring method and device, measurement method of calibration and device
CN207720374U (en) * 2018-01-29 2018-08-10 珠海斯巴克电子设备有限公司 A kind of input/output interface module and earphone of Earphone Amplifier

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7479850B2 (en) * 2006-04-05 2009-01-20 Tdk Corporation Miniaturised half-wave balun

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102611804A (en) * 2012-03-22 2012-07-25 东莞普思电子有限公司 Digital subscriber line (xDSL) test system and test method thereof
CN104023294A (en) * 2014-05-30 2014-09-03 广东欧珀移动通信有限公司 Interface multiplexing apparatus in terminal, and adaptor panel
CN105223941A (en) * 2014-06-23 2016-01-06 中航商用航空发动机有限责任公司 Hardware is in loop fault injected system
CN107422192A (en) * 2017-08-02 2017-12-01 广州市锐丰音响科技股份有限公司 Audio frequency apparatus input impedance measuring method and device, measurement method of calibration and device
CN207720374U (en) * 2018-01-29 2018-08-10 珠海斯巴克电子设备有限公司 A kind of input/output interface module and earphone of Earphone Amplifier

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
胡祥超 ; 罗飞路 ; 何泽 ; .航空原位涡流无损检测传感器数控阻抗信号调理电桥研究.传感技术学报.2010,(第08期),全文. *

Also Published As

Publication number Publication date
CN110855262A (en) 2020-02-28

Similar Documents

Publication Publication Date Title
CA2706087C (en) Train configuration recognition system and train configuration recognition apparatus
CN104992595A (en) Teaching experiment circuit capable of reducing cable assembly connection
CN104865958A (en) Matrix switch device, system and method
CN108226807A (en) A kind of digital controllable type battery cell simulator
CN108267653B (en) Automatic test switch circuit for low-frequency interface
CN110855262B (en) System and method for realizing multi-type audio output impedance
CN100334774C (en) Microwave switch and power amplifier thermal back-up, its mutual system and realization thereof
CN102023271A (en) Spare power automatic switching logic test method for verifying automatic switching modes of high voltage side buscouple switch
CN104515949A (en) General adaptive assembly for interface and signal path planning method based on adaptive assembly
CN218788839U (en) Audio mixing circuit, display device and audio playing device
CN210323311U (en) Four-channel LED driver test tool
CN102087527B (en) Backup auto-switching logic testing method for checking changeover manner of power transmission line
CN207650282U (en) Intelligent nuclear phase meter
CN108321470B (en) Modular expandable microwave switch matrix
CN209517349U (en) A kind of road N switching circuit of broadcast television emission system
CN107562165B (en) Power supply device and power supply management system for supplying power to server
CN102394590B (en) Program-controlled variable 5-bit reciprocal microwave monolithic integrated attenuator
CN202818605U (en) Novel car audio load box
CN213426115U (en) Signal processing device
CN217717994U (en) Multi-connecting-plate test module
CN210323878U (en) Multi-channel control signal switching device
KR100947557B1 (en) Audio and Video leakage signal separator in provement circuit
CN217820547U (en) Isolated multi-path voltage type analog sampling circuit
CN218772052U (en) Grid driver and grid driving system
CN216697017U (en) Relay-based multi-path fully-differential signal acquisition device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
CB02 Change of applicant information

Address after: 266555 No. 98 Xiangjiang Road, Huangdao District, Qingdao City, Shandong Province

Applicant after: CLP kesiyi Technology Co.,Ltd.

Address before: 266555 No. 98 Xiangjiang Road, Huangdao District, Qingdao City, Shandong Province

Applicant before: CHINA ELECTRONICS TECHNOLOGY INSTRUMENTS Co.,Ltd.

CB02 Change of applicant information
GR01 Patent grant
GR01 Patent grant