CN110838892A - High-reliability merging and forwarding method for multi-path full-duplex serial port - Google Patents
High-reliability merging and forwarding method for multi-path full-duplex serial port Download PDFInfo
- Publication number
- CN110838892A CN110838892A CN201911131200.XA CN201911131200A CN110838892A CN 110838892 A CN110838892 A CN 110838892A CN 201911131200 A CN201911131200 A CN 201911131200A CN 110838892 A CN110838892 A CN 110838892A
- Authority
- CN
- China
- Prior art keywords
- data
- module
- serial port
- reliability
- forwarding
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0057—Block codes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0061—Error detection codes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
- H04L25/40—Transmitting circuits; Receiving circuits
- H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
- H04L25/4906—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes
- H04L25/4908—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes using mBnB codes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L5/00—Arrangements affording multiple use of the transmission path
- H04L5/14—Two-way operation using the same type of signal, i.e. duplex
Abstract
The invention belongs to the technical field of network communication, and particularly relates to a high-reliability merging and forwarding method for a multi-path full-duplex serial port. The technical scheme can be realized by using modern and more convenient programmable logic device deployment, can also be realized by adopting a customized ASIC mode, and can flexibly and conveniently help the system to solve the problems. Moreover, the technical scheme has stronger system error correction capability; the method has better direct current balance characteristic, and is convenient for accurate deserialization at a receiving end of high-speed serial communication; while still providing higher bandwidth.
Description
Technical Field
The invention belongs to the technical field of network communication, and particularly relates to a high-reliability merging and forwarding method for a multi-path full-duplex serial port, which is suitable for being applied to wired communication between PCBs with certain distance requirements.
Background
In the field of industrial control, a serial port is a common communication interface and is used for data transmission with smaller transmission bandwidth and without real-time requirement. For a control system device which needs a plurality of serial ports to be connected, the following problems exist:
1) the cable connection between the devices is complex, and the reserved quantity of interfaces is required to be large;
2) the host interface expansion mode is complex;
3) the processing host is deployed in a high-interference environment, and the anti-interference capability of serial port transmission is weak;
disclosure of Invention
Technical problem to be solved
The technical problem to be solved by the invention is as follows: how to provide a high-reliability merging and forwarding method for a multi-path full-duplex serial port.
(II) technical scheme
In order to solve the technical problems, the invention provides a high-reliability merging and forwarding method for a multi-path full-duplex serial port, which is implemented based on a high-reliability merging and forwarding system, wherein the high-reliability merging and forwarding system is applied to a serial communication system, and the serial communication system comprises a control host and a plurality of data generation sources; the control host is deployed at a far end and is connected with the communication interface of the high-reliability merging and forwarding system through a differential cable, and other data generation sources are connected with the communication interface of the high-reliability merging and forwarding system through a full-duplex serial port;
the high-reliability merging and forwarding method packages data generated by a plurality of data generation sources in the serial port communication system according to an agreed rule, and then sends the data to the control host through a communication mode to realize data forwarding.
Wherein, the high-reliability combining and forwarding system comprises: the system comprises a serial port management and timeout module, a packet generation module, an RS coding module, a data slicing module, an 8b/10b coding module, a parallel-serial conversion module and a single-end to differential conversion module; the serial port management module comprises serial ports connected with a plurality of data generation sources;
the method comprises the following steps:
step 1: the packet generation module packs data received from the multiple serial ports into data packets in a specified format, and inserts tags for distinguishing data of different serial ports;
step 2: the RS coding module carries out RS coding on a data packet to be sent, so that an error correction mechanism is added, and system error correction capabilities with different capabilities can be obtained under the condition that RS encoders with different strengths are selected;
and step 3: the data slicing module slices the RS-coded data packet into short datagrams suitable for 8b/10b module data, and the output of the data slicing module is 1 byte;
and 4, step 4: the 8b/10b coding module converts 8b data into 10b data; the converted data has better direct current balance characteristic, so that accurate deserialization can be realized and clock information can be extracted at a receiving end of high-speed serial communication conveniently;
and 5: the parallel-serial conversion module converts the DC-balanced 10-bit data into a serial data stream;
step 6: the single-end to differential module is used for converting single-end data into differential data streams to be transmitted, thereby providing higher bandwidth.
In step 1, after the packet generation module finishes packing the data packet, CRC32 check data is inserted into the tail of the data packet.
The high-reliability combining and forwarding system provides two forwarding modes, wherein one forwarding mode is a priority mode, the other forwarding mode is an equalization mode, and the system is oriented to two different use scenes.
Wherein the priority mode is applicable to a scene in which a data generation source generating data has a priority difference;
in the priority mode, when a data generation source needing high priority sends a large amount of data to a control host computer needing exclusive communication bandwidth, the data generation source needs to send an agreed key command word through a serial port interconnected with the data generation source;
after receiving the key command word, the serial port management and timeout module sets priority authority for all serial ports contained in the key command word, sends an agreed confirmation command to a data generation source with the priority, indicates that the current serial port can send data, and the data generation source which sends the key command word first obtains the authority of sending the data preferentially to monopolize communication bandwidth;
meanwhile, the serial port management and timeout module sends an appointed exclusive command to other data sources to indicate that the current communication channel is exclusive and require other data sources to suspend sending actions;
then, the packet generation module packages and sends out the data of the data generation source after the data reception is finished according to the agreed packet format;
and when the serial port data with the priority is completely forwarded, the priority of the serial port is automatically cancelled.
The equalization mode is suitable for a scene that communication urgency degrees of data generation sources generating data are the same, code streams are discontinuous, and interval time can meet the minimum time requirement of overtime polling;
under the default condition, the serial port management and timeout module sets all serial ports contained in the serial port management and timeout module to be in an equal mode;
serial ports with the same priority acquire data sending authority in turn, and the time for sending each data generation source once is specified by a serial port management and timeout module;
after one polling is finished, all the data received in the current round are packaged into a complete data packet in a packet generation module according to an agreed format;
after one polling is finished and under the condition that no priority mode request representing key command words exists, the serial port management and timeout module starts the next polling receiving work.
Wherein the output of the data slicing module is 1 byte.
The data converted by the 8b/10b coding module has better direct current balance characteristic, so that accurate deserialization can be realized and clock information can be extracted at a receiving end of high-speed serial communication conveniently.
Wherein the number of the plurality of data generation sources is greater than or equal to two.
Wherein the number of the plurality of data generation sources is two.
(III) advantageous effects
Compared with the prior art, the invention provides a high-reliability merging and forwarding method of a multi-path full-duplex serial port, which is suitable for being applied to wired communication between PCBs with certain distance requirements. The technical scheme can be realized by using modern and more convenient programmable logic device deployment, can also be realized by adopting a customized ASIC mode, and can flexibly and conveniently help the system to solve the problems. Moreover, the technical scheme has stronger system error correction capability; the method has better direct current balance characteristic, and is convenient for accurate deserialization at a receiving end of high-speed serial communication; while still providing higher bandwidth.
Drawings
Fig. 1 is a system implementation architecture diagram of the technical solution of the present invention.
Fig. 2 is a schematic diagram illustrating clock domains according to the present invention.
Detailed Description
In order to make the objects, contents, and advantages of the present invention clearer, the following detailed description of the embodiments of the present invention will be made in conjunction with the accompanying drawings and examples.
In order to solve the problems of the prior art, the invention provides a high-reliability merging and forwarding system of a multi-path full-duplex serial port, which can be realized by using a modern and more convenient programmable logic device, can also be realized by adopting a customized ASIC mode, and can flexibly and conveniently help a serial port communication system to solve the existing problems;
the high-reliability merging and forwarding system is applied to a serial port communication system, and the serial port communication system comprises a control host and a plurality of data generation sources; the control host is deployed at a far end and is connected with the high-reliability communication interface of the high-reliability merging and forwarding system through a differential cable, and other data generation sources are connected with the high-reliability communication interface of the high-reliability merging and forwarding system through a full-duplex serial port;
the high-reliability merging and forwarding system packs data generated by a plurality of data generation sources in the serial port communication system according to an agreed rule and then sends the data to the control host in a high-reliability communication mode to realize data forwarding; typically, the highly reliable combining and forwarding system is part of a system communications interface card.
Wherein, the high-reliability combining and forwarding system comprises: the system comprises a serial port management and timeout module, a packet generation module, an RS coding module (namely a Reed Solomon coding module), a data slicing module, an 8b/10b coding module, a parallel-serial conversion module and a single-ended to differential conversion module;
the serial port management module comprises serial ports connected with a plurality of data generation sources, an on-chip bus interface connected with a microcontroller or logic, and a serial port arbitration logic and an overtime timer which are used in an equalization mode;
the packet generation module is used for packaging data received from the multiple serial ports into data packets in a specified format, and inserting tags for distinguishing data of different serial ports;
the RS coding module is used for carrying out RS coding on a data packet to be sent so as to add an error correction mechanism, and under the condition of selecting RS encoders with different strengths, system error correction capabilities with different capabilities can be obtained;
the data slicing module is used for slicing the RS-coded data packet into short datagrams suitable for 8b/10b module data, and the output of the data slicing module is 1 byte;
the 8b/10b coding module is used for converting 8b data into 10b data; the converted data has better direct current balance characteristic, so that accurate deserialization can be realized and clock information can be extracted at a receiving end of high-speed serial communication conveniently;
the parallel-serial conversion module is used for converting the DC balanced 10-bit data into a serial data stream;
the single-end to differential module is used for converting single-end data into differential data streams to be transmitted, thereby providing higher bandwidth.
After the data packet is packaged, the packet generation module inserts CRC32 check data at the tail of the data packet.
The high-reliability combining and forwarding system provides two forwarding modes, wherein one forwarding mode is a priority mode, the other forwarding mode is an equalization mode, and the system is oriented to two different use scenes.
Wherein the priority mode is applicable to a scene in which a data generation source generating data has a priority difference;
in the priority mode, when a data generation source needing high priority sends a large amount of data to a control host computer needing exclusive communication bandwidth, the data generation source needs to send an agreed key command word through a serial port interconnected with the data generation source;
after receiving the key command word, the serial port management and timeout module sets priority authority for all serial ports contained in the key command word, sends an agreed confirmation command to a data generation source with the priority, indicates that the current serial port can send data, and the data generation source which sends the key command word first obtains the authority of sending the data preferentially to monopolize communication bandwidth;
meanwhile, the serial port management and timeout module sends an appointed exclusive command to other data sources to indicate that the current communication channel is exclusive and require other data sources to suspend sending actions;
and then, the packet generation module packages and sends out the data of the data generation source after the data reception of the data generation source is finished according to the agreed packet format.
And when the serial port data with the priority is completely forwarded, the priority of the serial port is automatically cancelled. The serial port management and timeout module switches all serial ports contained in the serial port management and timeout module to an equalization mode.
The equalization mode is suitable for a scene that communication urgency degrees of data generation sources generating data are the same, code streams are discontinuous, and interval time can meet the minimum time requirement of overtime polling;
under the default condition, the serial port management and timeout module sets all serial ports contained in the serial port management and timeout module to be in an equal mode;
serial ports with the same priority acquire data sending authority in turn, and the time for sending each data generation source once is specified by a serial port management and timeout module;
after one polling is finished, all the data received in the current round are packaged into a complete data packet in a packet generation module according to an agreed format;
after one polling is finished and under the condition that no priority mode request representing key command words exists, the serial port management and timeout module starts the next polling receiving work.
In addition, the invention also provides a high-reliability merging and forwarding method of the multi-path full-duplex serial port, which is implemented based on the high-reliability merging and forwarding system, wherein the high-reliability merging and forwarding system is applied to a serial communication system, and the serial communication system comprises a control host and a plurality of data generation sources; the control host is deployed at a far end and is connected with the communication interface of the high-reliability merging and forwarding system through a differential cable, and other data generation sources are connected with the communication interface of the high-reliability merging and forwarding system through a full-duplex serial port;
the high-reliability merging and forwarding system packages data generated by a plurality of data generation sources in the serial port communication system according to an agreed rule and then sends the data to the control host computer in a communication mode to realize data forwarding;
the method comprises the following steps:
step 1: the packet generation module packs data received from the multiple serial ports into data packets in a specified format, and inserts tags for distinguishing data of different serial ports;
step 2: the RS coding module carries out RS coding on a data packet to be sent, so that an error correction mechanism is added, and system error correction capabilities with different capabilities can be obtained under the condition that RS encoders with different strengths are selected;
and step 3: the data slicing module slices the RS-coded data packet into short datagrams suitable for 8b/10b module data, and the output of the data slicing module is 1 byte;
and 4, step 4: the 8b/10b coding module converts 8b data into 10b data; the converted data has better direct current balance characteristic, so that accurate deserialization can be realized and clock information can be extracted at a receiving end of high-speed serial communication conveniently;
and 5: the parallel-serial conversion module converts the DC-balanced 10-bit data into a serial data stream;
step 6: the single-end to differential module is used for converting single-end data into differential data streams to be transmitted, thereby providing higher bandwidth.
In step 1, after the packet generation module finishes packing the data packet, CRC32 check data is inserted into the tail of the data packet.
The high-reliability combining and forwarding system provides two forwarding modes, wherein one forwarding mode is a priority mode, the other forwarding mode is an equalization mode, and the system is oriented to two different use scenes.
Wherein the priority mode is applicable to a scene in which a data generation source generating data has a priority difference;
in the priority mode, when a data generation source needing high priority sends a large amount of data to a control host computer needing exclusive communication bandwidth, the data generation source needs to send an agreed key command word through a serial port interconnected with the data generation source;
after receiving the key command word, the serial port management and timeout module sets priority authority for all serial ports contained in the key command word, sends an agreed confirmation command to a data generation source with the priority, indicates that the current serial port can send data, and the data generation source which sends the key command word first obtains the authority of sending the data preferentially to monopolize communication bandwidth;
meanwhile, the serial port management and timeout module sends an appointed exclusive command to other data sources to indicate that the current communication channel is exclusive and require other data sources to suspend sending actions;
and then, the packet generation module packages and sends out the data of the data generation source after the data reception of the data generation source is finished according to the agreed packet format.
When the serial port data with the priority is completely forwarded, the priority of the serial port is automatically cancelled; the serial port management and timeout module switches all serial ports contained in the serial port management and timeout module to an equalization mode.
The equalization mode is suitable for a scene that communication urgency degrees among data generation sources generating data are the same, code streams are discontinuous, and interval time can meet the minimum time requirement of overtime polling;
under the default condition, the serial port management and timeout module sets all serial ports contained in the serial port management and timeout module to be in an equal mode;
serial ports with the same priority acquire data sending authority in turn, and the time for sending each data generation source once is specified by a serial port management and timeout module;
after one polling is finished, all the data received in the current round are packaged into a complete data packet in a packet generation module according to an agreed format;
after one polling is finished and under the condition that no priority mode request representing key command words exists, the serial port management and timeout module starts the next polling receiving work.
Wherein the number of the plurality of data generation sources is greater than or equal to two.
Wherein the number of the plurality of data generation sources is two.
Examples
An embodiment of the present invention is shown in fig. 1 and 2.
The specific flow of sending data is as follows:
and data received by the serial port is packaged into a data packet according to a specified packet format and stored in the packet generation module.
And the data packed by the packet generation module is input into the module for coding according to the bandwidth requirement of the input data of the RS coding module.
The encoded data is divided into single-byte data streams by a slicing module and delivered to an 8b/10b encoding module to acquire the DC balance characteristic of the data streams.
The parallel-serial conversion module converts 10-bit data with DC balance characteristic into 1-bit data stream and sends the 1-bit data stream to the single-end to differential module.
The single-ended to differential module is responsible for realizing the sending action of the physical layer.
The above description is only a preferred embodiment of the present invention, and it should be noted that, for those skilled in the art, several modifications and variations can be made without departing from the technical principle of the present invention, and these modifications and variations should also be regarded as the protection scope of the present invention.
Claims (10)
1. A high-reliability merging and forwarding method for a plurality of paths of full-duplex serial ports is characterized in that the high-reliability merging and forwarding method is implemented based on a high-reliability merging and forwarding system, the high-reliability merging and forwarding system is applied to a serial port communication system, and the serial port communication system comprises a control host and a plurality of data generation sources; the control host is deployed at a far end and is connected with the communication interface of the high-reliability merging and forwarding system through a differential cable, and other data generation sources are connected with the communication interface of the high-reliability merging and forwarding system through a full-duplex serial port;
the high-reliability merging and forwarding method packages data generated by a plurality of data generation sources in the serial port communication system according to an agreed rule, and then sends the data to the control host through a communication mode to realize data forwarding.
2. The method for high-reliability combining and forwarding of multiple full-duplex serial ports according to claim 1, wherein the high-reliability combining and forwarding system comprises: the system comprises a serial port management and timeout module, a packet generation module, an RS coding module, a data slicing module, an 8b/10b coding module, a parallel-serial conversion module and a single-end to differential conversion module; the serial port management module comprises serial ports connected with a plurality of data generation sources;
the method comprises the following steps:
step 1: the packet generation module packs data received from the multiple serial ports into data packets in a specified format, and inserts tags for distinguishing data of different serial ports;
step 2: the RS coding module carries out RS coding on a data packet to be sent, so that an error correction mechanism is added, and system error correction capabilities with different capabilities can be obtained under the condition that RS encoders with different strengths are selected;
and step 3: the data slicing module slices the RS-coded data packet into short datagrams suitable for 8b/10b module data, and the output of the data slicing module is 1 byte;
and 4, step 4: the 8b/10b coding module converts 8b data into 10b data; the converted data has better direct current balance characteristic, so that accurate deserialization can be realized and clock information can be extracted at a receiving end of high-speed serial communication conveniently;
and 5: the parallel-serial conversion module converts the DC-balanced 10-bit data into a serial data stream;
step 6: the single-end to differential module is used for converting single-end data into differential data streams to be transmitted, thereby providing higher bandwidth.
3. The method for combining and forwarding high reliability of multiple full-duplex serial ports according to claim 2, wherein in step 1, the packet generation module inserts CRC32 check data at the tail of the data packet after the data packet is completely packed.
4. The method as claimed in claim 2, wherein the system provides two forwarding modes, one is a priority mode and the other is an equalization mode, for two different usage scenarios.
5. The method for combining and forwarding multiple full-duplex serial ports with high reliability as claimed in claim 4, wherein the priority mode is suitable for a scenario that a data generation source generating data has a priority difference;
in the priority mode, when a data generation source needing high priority sends a large amount of data to a control host computer needing exclusive communication bandwidth, the data generation source needs to send an agreed key command word through a serial port interconnected with the data generation source;
after receiving the key command word, the serial port management and timeout module sets priority authority for all serial ports contained in the key command word, sends an agreed confirmation command to a data generation source with the priority, indicates that the current serial port can send data, and the data generation source which sends the key command word first obtains the authority of sending the data preferentially to monopolize communication bandwidth;
meanwhile, the serial port management and timeout module sends an appointed exclusive command to other data sources to indicate that the current communication channel is exclusive and require other data sources to suspend sending actions;
then, the packet generation module packages and sends out the data of the data generation source after the data reception is finished according to the agreed packet format;
and when the serial port data with the priority is completely forwarded, the priority of the serial port is automatically cancelled.
6. The method as claimed in claim 5, wherein the equalization mode is applied to a scenario where communication urgency between data generation sources generating data is the same, and a code stream is discontinuous, and an interval time can satisfy a minimum time requirement of timeout polling;
under the default condition, the serial port management and timeout module sets all serial ports contained in the serial port management and timeout module to be in an equal mode;
serial ports with the same priority acquire data sending authority in turn, and the time for sending each data generation source once is specified by a serial port management and timeout module;
after one polling is finished, all the data received in the current round are packaged into a complete data packet in a packet generation module according to an agreed format;
after one polling is finished and under the condition that no priority mode request representing key command words exists, the serial port management and timeout module starts the next polling receiving work.
7. The method for high reliability combining and forwarding of multiple full duplex serial ports according to claim 2, wherein the output of the data slicing module is 1 byte.
8. The method for high-reliability merging and forwarding of the multi-path full-duplex serial port as claimed in claim 2, wherein the data converted by the 8b/10b coding module has better direct current balance characteristic, so that accurate deserialization and clock information extraction can be performed at a receiving end of high-speed serial communication.
9. The method as claimed in claim 2, wherein the number of the plurality of data generating sources is two or more.
10. The method as claimed in claim 2, wherein the number of the plurality of data generating sources is two.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201911131200.XA CN110838892B (en) | 2019-11-19 | 2019-11-19 | High-reliability merging and forwarding method for multi-path full-duplex serial port |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201911131200.XA CN110838892B (en) | 2019-11-19 | 2019-11-19 | High-reliability merging and forwarding method for multi-path full-duplex serial port |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN110838892A true CN110838892A (en) | 2020-02-25 |
| CN110838892B CN110838892B (en) | 2022-02-01 |
Family
ID=69576903
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201911131200.XA Active CN110838892B (en) | 2019-11-19 | 2019-11-19 | High-reliability merging and forwarding method for multi-path full-duplex serial port |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110838892B (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113114331A (en) * | 2021-02-26 | 2021-07-13 | 深圳市万联航通电子科技有限公司 | Method, system, device and medium for merging and transmitting multi-channel serial interfaces |
| US11764805B2 (en) | 2021-10-06 | 2023-09-19 | Samsung Display Co., Ltd. | System and method for transition encoding with reduced error propagation |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103107599A (en) * | 2013-02-05 | 2013-05-15 | 北京电研华源电力技术有限公司 | On-load capacity and voltage regulating transformer integrated control device and control method |
| CN105306154A (en) * | 2015-09-25 | 2016-02-03 | 中国船舶重工集团公司第七二六研究所 | Emission detection unit based on FPGA (Field Programmable Gate Array) and implementation method thereof |
| CN105847077A (en) * | 2016-03-17 | 2016-08-10 | 华为技术有限公司 | Method for detecting conflict of multipath serial data, and device and equipment |
| US20190227971A1 (en) * | 2018-01-23 | 2019-07-25 | Qualcomm Incorporated | Architecture for consolidating multiple sources of low-bandwidth data over a serial bus |
-
2019
- 2019-11-19 CN CN201911131200.XA patent/CN110838892B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103107599A (en) * | 2013-02-05 | 2013-05-15 | 北京电研华源电力技术有限公司 | On-load capacity and voltage regulating transformer integrated control device and control method |
| CN105306154A (en) * | 2015-09-25 | 2016-02-03 | 中国船舶重工集团公司第七二六研究所 | Emission detection unit based on FPGA (Field Programmable Gate Array) and implementation method thereof |
| CN105847077A (en) * | 2016-03-17 | 2016-08-10 | 华为技术有限公司 | Method for detecting conflict of multipath serial data, and device and equipment |
| US20190227971A1 (en) * | 2018-01-23 | 2019-07-25 | Qualcomm Incorporated | Architecture for consolidating multiple sources of low-bandwidth data over a serial bus |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113114331A (en) * | 2021-02-26 | 2021-07-13 | 深圳市万联航通电子科技有限公司 | Method, system, device and medium for merging and transmitting multi-channel serial interfaces |
| US11764805B2 (en) | 2021-10-06 | 2023-09-19 | Samsung Display Co., Ltd. | System and method for transition encoding with reduced error propagation |
Also Published As
| Publication number | Publication date |
|---|---|
| CN110838892B (en) | 2022-02-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9992125B2 (en) | Single-lane, twenty-five gigabit ethernet | |
| CN102624738B (en) | Serial port server, protocol conversion chip and data transmission method | |
| CN110838892B (en) | High-reliability merging and forwarding method for multi-path full-duplex serial port | |
| KR100795441B1 (en) | Communications bus having low latency interrupts and control signals, hotpluggability error detection and recovery and bandwidth allocation | |
| CN108667845B (en) | System and method for processing airborne Ethernet audio stream with low delay | |
| CN102143185A (en) | Data transmission method and data transmission device | |
| CN110138635B (en) | Protocol conversion function verification device and method supporting FC and Ethernet | |
| US10649947B2 (en) | Stack timing adjustment for serial communications | |
| CN104572337B (en) | A kind of data transmission method of chip chamber | |
| CN206585575U (en) | A kind of visible ray network card device | |
| CN110865955B (en) | High-reliability merging and forwarding system of multi-path full-duplex serial port | |
| WO2000044126A1 (en) | Transmission method and device | |
| CN109462530B (en) | Airplane digital audio transmission method based on RS422 bus and Slip protocol | |
| US20190013868A1 (en) | Transporting multiple low-speed data streams across a high-speed communication link | |
| WO2009003398A1 (en) | Asynchronous serial digital communication channel simulation method and device | |
| US9742701B2 (en) | Attachment unit interfaces for non-identical data rate links | |
| EP1798917A1 (en) | Method of passing a constant bit rate digital signal through an ethernet interface and system for carrying out the method | |
| CN101707592B (en) | Method for processing SPI4 interface data packet | |
| JP7192195B2 (en) | Method for receiving code block stream, method for transmitting code block stream, and communication device | |
| CN106888173B (en) | Universal efficient message communication system and its method | |
| CN102185786A (en) | Soft IP core of HDLC (high-level data link control) protocol controller | |
| KR20180020164A (en) | UART with line motion detector | |
| CN117749970A (en) | Data transmitting and receiving device, method and chip | |
| CN116633707A (en) | Communication method and communication device | |
| KR100670041B1 (en) | Fast Ethernet Receive Data Error Correction Circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |