CN110661687A - Full-communication double-bus exchange platform - Google Patents
Full-communication double-bus exchange platform Download PDFInfo
- Publication number
- CN110661687A CN110661687A CN201910747482.XA CN201910747482A CN110661687A CN 110661687 A CN110661687 A CN 110661687A CN 201910747482 A CN201910747482 A CN 201910747482A CN 110661687 A CN110661687 A CN 110661687A
- Authority
- CN
- China
- Prior art keywords
- module
- bus
- interface
- chip
- exchange
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/40—Bus networks
- H04L12/40169—Flexible bus arrangements
- H04L12/40176—Flexible bus arrangements involving redundancy
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/40—Bus networks
- H04L12/40052—High-speed IEEE 1394 serial bus
- H04L12/40097—Interconnection with other networks
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/40—Bus networks
- H04L12/40169—Flexible bus arrangements
- H04L12/40176—Flexible bus arrangements involving redundancy
- H04L12/40189—Flexible bus arrangements involving redundancy by using a plurality of bus systems
Abstract
The invention discloses a full-communication double-bus exchange platform, which comprises more than one transceiving channel module, more than one baseband processing module, a bus exchange module, a user interface module and a 125M clock.
Description
Technical Field
The invention relates to a full-communication double-bus exchange platform, belonging to the technical field of electronics.
Background
Bus exchange is a key technology of a multifunctional integrated communication system, and plays an important role in improving data transmission capability of a digital processing platform. The traditional communication platform adopts a PCI bus, an Ethernet bus or a RapidIO bus, and the single bus design exchange easily causes the preemption of the control data and the high-speed baseband data of the communication system on the bus, thereby causing large data delay and packet loss and reducing the system reliability. With the development of a comprehensive integrated communication system, the system has higher and higher requirements on data exchange capacity in a multifunctional multi-module digital processing platform, and the existing single-bus design cannot well support point-to-point and point-to-many high-bandwidth and low-delay data communication among multiple modules in the platform.
Disclosure of Invention
The purpose of the invention is as follows: in order to overcome the defects in the prior art, the invention provides a full-communication dual-bus exchange platform, which adopts a mainstream high-speed serial bus gigabit Ethernet and a RapidIO bus, is compatible with the advantages of an Ethernet interface, convenience for expansion, external control, high speed and low time delay of the RapidIO interface, provides the Ethernet and the RapidIO interface for each communication module in a digital processing platform, and improves the digital signal processing capability of the system. The exchange platform is suitable for vehicle-mounted, ship-mounted, no-load and other embedded integrated communication systems.
The technical scheme is as follows: in order to achieve the purpose, the invention adopts the technical scheme that:
a full-communication double-bus exchange platform comprises more than one transceiving channel module, more than one baseband processing module, a bus exchange module, a user interface module and a 125M clock, wherein the transceiving channel module, the baseband processing module, the bus exchange module and the user interface module are all provided with an Ethernet interface and a RapidIO interface, and the 125M clock is respectively connected with the transceiving channel module, the baseband processing module, the bus exchange module and the user interface module to provide a unified reference clock; the bus exchange module is respectively connected with the transceiving channel module, the baseband processing module and the user interface module through an Ethernet interface and a RapidIO interface, low-speed control signals are transmitted through the Ethernet interface, high-speed baseband data signals are transmitted through the RapidIO interface, the bus exchange module comprises a CPLD singlechip and an AVR singlechip, the CPLD singlechip is used for completing low-speed control signal exchange configuration of the Ethernet interface, and the AVR singlechip is used for completing high-speed baseband data signal exchange configuration of the RapidIO interface.
Further: the power module is respectively connected with the transceiving channel module, the baseband processing module, the bus exchange module and the user interface module.
Further: the CPLD singlechip is connected with a BCM55680 Ethernet switch.
Further: the CPLD single chip microcomputer is connected with an ISL6123 chip and a Tsi578 chip, the ISL6123 chip is connected with the Tsi578 chip, a P _ CLK of the Tsi578 chip is used as an internal register and an I2C interface clock, the frequency is single-ended 100MHz, an S _ CLK _ P/N of the Tsi578 chip is used as a reference clock of an SERDES, and the frequency is differential 156.25 MHz.
Compared with the prior art, the invention has the following beneficial effects:
the invention provides Ethernet and RapidIO interfaces for each module, respectively provides a control data channel and a high-speed baseband signal data channel, greatly improves the data processing bandwidth in the system, reduces the system delay, improves the system reliability, supports the point-to-point and point-to-many data communication with high bandwidth and low delay among multiple modules in the platform, and can effectively improve the communication and data processing capacity of the comprehensive communication system. The method is suitable for vehicle-mounted, ship-mounted and no-load embedded integrated communication systems, and provides high-speed serial bus exchange with high bandwidth and low time delay for the systems. All modules in the system can realize point-to-point and point-to-many full interconnection communication through Ethernet and RapidIO interfaces, and the method has important significance for the development of a new generation of embedded integrated communication system.
Drawings
FIG. 1 is a schematic diagram of an Ethernet bus switch;
FIG. 2 is a schematic diagram of PCI bus switching
FIG. 3 is a schematic diagram of a fully-connected dual-bus switch platform
FIG. 4 is a diagram of an 8-way gigabit Ethernet switch
FIG. 5 is a 16-way 1X 1.25G data exchange
FIG. 6 is a schematic diagram of reference clocks for three transmission rates
FIG. 7 is a block diagram of a reference clock application
Detailed Description
The present invention is further illustrated by the following description in conjunction with the accompanying drawings and the specific embodiments, it is to be understood that these examples are given solely for the purpose of illustration and are not intended as a definition of the limits of the invention, since various equivalent modifications will occur to those skilled in the art upon reading the present invention and fall within the limits of the appended claims.
The conventional integrated communication system bus switching platform generally includes ethernet bus switching (fig. 1) and PCI bus switching (fig. 2), and a fully-connected dual-bus switching platform of the present invention, as shown in fig. 3, includes more than one transceiving channel module, more than one baseband processing module, a bus switching module, a user interface module, a 125M clock, and a power supply module, where the power supply module is connected to the transceiving channel module, the baseband processing module, the bus switching module, and the user interface module, respectively. The receiving and transmitting channel module, the baseband processing module, the bus switching module and the user interface module are all provided with an Ethernet interface and a RapidIO interface, and the 125M clock is respectively connected with the receiving and transmitting channel module, the baseband processing module, the bus switching module and the user interface module and provides a unified reference clock; the bus exchange module is respectively connected with the transceiving channel module, the baseband processing module and the user interface module through an Ethernet interface and a RapidIO interface, low-speed control signals are transmitted through the Ethernet interface, high-speed baseband data signals are transmitted through the RapidIO interface, the bus exchange module comprises a CPLD singlechip and an AVR singlechip, the CPLD singlechip is used for completing low-speed control signal exchange configuration of the Ethernet interface, and the AVR singlechip is used for completing high-speed baseband data signal exchange configuration of the RapidIO interface. By providing an Ethernet interface and a RapidIO interface for each module in the system and respectively providing a control data channel and a high-speed baseband signal data channel, the data processing bandwidth in the system is greatly improved, the system delay is reduced, and the system reliability is improved. The bus exchange module completes the exchange of control data and baseband data among all modules in the integrated communication system. Wherein, the Ethernet bus completes the low-speed control signal exchange, and RapidIO completes the high-speed baseband data signal exchange. The bus exchange platform is configured by adopting a CPLD and an AVR singlechip to respectively configure the Ethernet exchange chip and the RapidIO exchange chip.
As shown in fig. 4, the ethernet switch employs a BCM55680 ethernet switch, which can provide 8-way gigabit ethernet switches.
RapidIO switching using Tsi578, as shown in FIG. 5, provides up to 16 way 1X 1.25G data switching capability, as shown in FIG. 6, where P _ CLK is a single ended 100MHz as the internal register and I2C interface clock. The S _ CLK _ P/N is used as a reference clock of the SERDES, is differential at 156.25MHz, and can adapt to three transmission rates of 1.25Gbps, 2.5Gbps and 3.125 Gbps.
As shown in fig. 7, a unified 125M clock is used inside the switching bus platform to provide a unified reference clock for each communication module.
The invention provides a high-bandwidth and low-delay data transmission channel between the communication modules in the digital processing platform, and can effectively improve the processing capability and reliability of the comprehensive communication system.
The above description is only of the preferred embodiments of the present invention, and it should be noted that: it will be apparent to those skilled in the art that various modifications and adaptations can be made without departing from the principles of the invention and these are intended to be within the scope of the invention.
Claims (4)
1. A full-communication double-bus exchange platform is characterized in that: the system comprises more than one transceiving channel module, more than one baseband processing module, a bus exchange module, a user interface module and a 125M clock, wherein the transceiving channel module, the baseband processing module, the bus exchange module and the user interface module are all provided with an Ethernet interface and a RapidIO interface, and the 125M clock is respectively connected with the transceiving channel module, the baseband processing module, the bus exchange module and the user interface module and provides a unified reference clock; the bus exchange module is respectively connected with the transceiving channel module, the baseband processing module and the user interface module through an Ethernet interface and a RapidIO interface, low-speed control signals are transmitted through the Ethernet interface, high-speed baseband data signals are transmitted through the RapidIO interface, the bus exchange module comprises a CPLD singlechip and an AVR singlechip, the CPLD singlechip is used for completing low-speed control signal exchange configuration of the Ethernet interface, and the AVR singlechip is used for completing high-speed baseband data signal exchange configuration of the RapidIO interface.
2. The all-inclusive dual-bus switching platform according to claim 1, wherein: the power module is respectively connected with the transceiving channel module, the baseband processing module, the bus exchange module and the user interface module.
3. The all-in-one dual-bus switching platform according to claim 2, wherein: the CPLD singlechip is connected with a BCM55680 Ethernet switch.
4. The all-in-one dual-bus switching platform according to claim 3, wherein: the CPLD single chip microcomputer is connected with an ISL6123 chip and a Tsi578 chip, the ISL6123 chip is connected with the Tsi578 chip, a P _ CLK of the Tsi578 chip is used as an internal register and an I2C interface clock, the frequency is single-ended 100MHz, an S _ CLK _ P/N of the Tsi578 chip is used as a reference clock of an SERDES, and the frequency is differential 156.25 MHz.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910747482.XA CN110661687B (en) | 2019-08-14 | 2019-08-14 | Full-communication double-bus exchange platform |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910747482.XA CN110661687B (en) | 2019-08-14 | 2019-08-14 | Full-communication double-bus exchange platform |
Publications (2)
Publication Number | Publication Date |
---|---|
CN110661687A true CN110661687A (en) | 2020-01-07 |
CN110661687B CN110661687B (en) | 2021-11-05 |
Family
ID=69036953
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201910747482.XA Active CN110661687B (en) | 2019-08-14 | 2019-08-14 | Full-communication double-bus exchange platform |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN110661687B (en) |
Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110225334A1 (en) * | 2010-03-12 | 2011-09-15 | Byrne Richard J | Processor bus bridge for network processors or the like |
CN102710477A (en) * | 2012-05-15 | 2012-10-03 | 浙江大学 | Data processing system based on VPX bus structure |
CN102724095A (en) * | 2012-07-10 | 2012-10-10 | 中国船舶重工集团公司第七二四研究所 | Method for designing 12-path SRIO (serial rapid input output) data bus topolopy based on exchange chip |
CN103414616A (en) * | 2013-07-15 | 2013-11-27 | 熊猫电子集团有限公司 | Ethernet bus-based four-channel optical fiber standard frequency module capable of realizing alternative soft and hard switching |
CN103970704A (en) * | 2014-04-16 | 2014-08-06 | 上海电控研究所 | Optical fiber bus hardware system based on Rapid IO protocol |
CN105549460A (en) * | 2016-03-10 | 2016-05-04 | 中国电子科技集团公司第十研究所 | Satellite-borne electronic equipment comprehensive management and control system |
CN106126473A (en) * | 2016-07-29 | 2016-11-16 | 四川赛狄信息技术有限公司 | A kind of data based on standard AMC platform process plate system |
CN106502312A (en) * | 2016-10-08 | 2017-03-15 | 南京熊猫电子股份有限公司 | A kind of high precision clock synchronizer method for designing |
CN106973059A (en) * | 2017-04-01 | 2017-07-21 | 山东超越数控电子有限公司 | A kind of ten thousand mbit ethernets and Rapid I/O networks switching control system and method |
CN107181702A (en) * | 2017-06-15 | 2017-09-19 | 济南浪潮高新科技投资发展有限公司 | It is a kind of to realize the device that RapidIO and Ethernet fusion are exchanged |
CN109189714A (en) * | 2018-07-10 | 2019-01-11 | 北京理工大学 | A kind of signal processing system of double processing nodes based on Arria10 FPGA |
CN110011829A (en) * | 2019-02-28 | 2019-07-12 | 西南电子技术研究所(中国电子科技集团公司第十研究所) | Comprehensive airborne task system health control subsystem |
-
2019
- 2019-08-14 CN CN201910747482.XA patent/CN110661687B/en active Active
Patent Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110225334A1 (en) * | 2010-03-12 | 2011-09-15 | Byrne Richard J | Processor bus bridge for network processors or the like |
CN102710477A (en) * | 2012-05-15 | 2012-10-03 | 浙江大学 | Data processing system based on VPX bus structure |
CN102724095A (en) * | 2012-07-10 | 2012-10-10 | 中国船舶重工集团公司第七二四研究所 | Method for designing 12-path SRIO (serial rapid input output) data bus topolopy based on exchange chip |
CN103414616A (en) * | 2013-07-15 | 2013-11-27 | 熊猫电子集团有限公司 | Ethernet bus-based four-channel optical fiber standard frequency module capable of realizing alternative soft and hard switching |
CN103970704A (en) * | 2014-04-16 | 2014-08-06 | 上海电控研究所 | Optical fiber bus hardware system based on Rapid IO protocol |
CN105549460A (en) * | 2016-03-10 | 2016-05-04 | 中国电子科技集团公司第十研究所 | Satellite-borne electronic equipment comprehensive management and control system |
CN106126473A (en) * | 2016-07-29 | 2016-11-16 | 四川赛狄信息技术有限公司 | A kind of data based on standard AMC platform process plate system |
CN106502312A (en) * | 2016-10-08 | 2017-03-15 | 南京熊猫电子股份有限公司 | A kind of high precision clock synchronizer method for designing |
CN106973059A (en) * | 2017-04-01 | 2017-07-21 | 山东超越数控电子有限公司 | A kind of ten thousand mbit ethernets and Rapid I/O networks switching control system and method |
CN107181702A (en) * | 2017-06-15 | 2017-09-19 | 济南浪潮高新科技投资发展有限公司 | It is a kind of to realize the device that RapidIO and Ethernet fusion are exchanged |
CN109189714A (en) * | 2018-07-10 | 2019-01-11 | 北京理工大学 | A kind of signal processing system of double processing nodes based on Arria10 FPGA |
CN110011829A (en) * | 2019-02-28 | 2019-07-12 | 西南电子技术研究所(中国电子科技集团公司第十研究所) | Comprehensive airborne task system health control subsystem |
Non-Patent Citations (3)
Title |
---|
ARUN J THOMAS: "A RapidIO-Ethernet System Architecture for TDM-based Satellite Receiver", 《2018 INTERNATIONAL CONFERENCE ON COMPUTER, INFORMATION AND TELECOMMUNICATION SYSTEMS (CITS)》 * |
左颜: "万兆以太网与RapidIO网络的互连与传输", 《重庆理工大学学报(自然科学)》 * |
蔺子杰: "动态重构系统的软件设计与实现", 《中国优秀硕士学位论文全文数据库 信息科技辑》 * |
Also Published As
Publication number | Publication date |
---|---|
CN110661687B (en) | 2021-11-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN105573949A (en) | Acquiring and processing circuit with JESD204B interface of VPX architecture | |
CN110837486B (en) | FlexRay-CPCIe communication system based on FPGA | |
CN203224621U (en) | Weather radar high-speed data transmission device based on PCI-E bus | |
CN113572486A (en) | Transmitter with low-speed SerDes interface, receiver with low-speed SerDes interface and circuit design method of transmitter | |
US8626975B1 (en) | Communication interface with reduced signal lines | |
CN105786741B (en) | SOC high-speed low-power-consumption bus and conversion method | |
CN203643598U (en) | Radar data recording device | |
CN101894086A (en) | Serial hub and multi-serial high-speed communication method | |
CN201336661Y (en) | Optical module interface conversion device | |
CN112069111B (en) | Circuit design of timer adapter card compatible with bidirectional transmission | |
CN110661687B (en) | Full-communication double-bus exchange platform | |
CN111313869B (en) | Clock switching circuit of gigabit Ethernet transceiver | |
CN210222733U (en) | High-speed digital intermediate frequency acquisition board | |
CN108156099A (en) | Srio switching system | |
CN201910048U (en) | LVDS (Low Voltage Differential Signaling) node module | |
US20220404857A1 (en) | Semiconductor die, electronic component, electronic apparatus and manufacturing method thereof | |
CN208314763U (en) | A kind of Retimer board for being transmitted outside PCIe signal chassis | |
US10049067B2 (en) | Controller-PHY connection using intra-chip SerDes | |
CN112542193B (en) | FLASH memory of SPI interface for reading data at high speed | |
CN206162517U (en) | Preprocessing circuit based on FPGA realizes JESD204B interface | |
CN112989748A (en) | Integrated circuit capable of reducing wiring quantity | |
CN114896194A (en) | Multi-channel signal acquisition processing board based on FPGA and DSP | |
CN113676253A (en) | FlexRay bus optical fiber communication module based on FPGA | |
US7284081B2 (en) | Method and system for routing data between USB ports | |
CN219227609U (en) | JESD204B data transmission system based on optical fiber medium |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant | ||
CP01 | Change in the name or title of a patent holder | ||
CP01 | Change in the name or title of a patent holder |
Address after: 210002 No. 301 East Zhongshan Road, Jiangsu, Nanjing Patentee after: PANDA ELECTRONICS GROUP Co.,Ltd. Patentee after: CEC Defense Technology Co.,Ltd. Address before: 210002 No. 301 East Zhongshan Road, Jiangsu, Nanjing Patentee before: PANDA ELECTRONICS GROUP Co.,Ltd. Patentee before: NANJING PANDA HANDA TECHNOLOGY Co.,Ltd. |