CN110429602A - A kind of array tuned method - Google Patents
A kind of array tuned method Download PDFInfo
- Publication number
- CN110429602A CN110429602A CN201910801886.2A CN201910801886A CN110429602A CN 110429602 A CN110429602 A CN 110429602A CN 201910801886 A CN201910801886 A CN 201910801886A CN 110429602 A CN110429602 A CN 110429602A
- Authority
- CN
- China
- Prior art keywords
- capacitor
- capacity
- present
- energy
- array tuned
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
- H02J3/00—Circuit arrangements for ac mains or ac distribution networks
- H02J3/01—Arrangements for reducing harmonics or ripples
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E40/00—Technologies for an efficient electrical power generation, transmission or distribution
- Y02E40/40—Arrangements for reducing harmonics
Abstract
The present invention discloses a kind of array tuned method, by m capacity be C1 capacitor and n capacity be C2 capacitor parallel connection obtain 1 equivalent capacity C, equivalent capacity C=mC1+nC2, if capacitor C1 be greater than C2, obtain the smallest capacitance error be △ C=C1-C2.By using the method for the present invention, circuit can be made to be in threshold oscillation state, greatly save the energy for country, and be easy to produce in enormous quantities and apply simultaneously.
Description
Technical field
The present invention relates to energy-saving consumption-reducing field technologies, refer in particular to a kind of array tuned method.
Background technique
Motor at runtime, in order to realize energy-saving consumption-reducing, uses following three kinds of methods at present:
Method A: in Fundamental Theory of Electrical Engineering, if it is desired to which an asynchronous motor operates in optimum state, then must be added to compensation electricity
Hold (as shown in Figure 1), in this way could be that country saves the energy and reduces useless reactive loss, but the production technology of capacitor limits
Made compensation precision, the elementary error of capacitor between 10%-20%, and motor reactive loss also only have 30% or so, so most
More are saved 10%.
Method B: being simplified to one phase equivalent circuit for the circuit structure in Fig. 1, then obtain circuit structure as shown in Figure 2,
Here it is a typical antiresonant circuits, can be obtained according to antiresonant circuit formula: Ζ=(R+j ω L) (- j/ ω
C)/(R+ j ω L-j/ ω C)
≈ j ω L(-j/ ω C)/(R+ j ω L-j/ ω C)
=L/C/ R+ j(ω L-1/ ω C) };
Because of ω L-1/ ω C ≈ 0, | Z |=L/RC.
I.e. parallel resonance when, load circuit impedance is equivalent to infinite amplification, that is to say, that total current can reduction at double, electricity
The a large amount of power saving in road, but the dynamics for being transmitted to load will not reduce.
Method C: if to meet method A and method B, circuit structure as shown in Figure 3 is obtained, motor needs are mixed
One three variable capacitance, thus may be implemented maximum energy-saving, but this there has been a problem again, if variable capacitance is matched
The motor of one 7.5KW, it may be necessary to house is so big, also wants selective gear, high-voltage isulation driving etc., theoretical feasible, but
It can not the marketization.
Therefore, it is necessary to study a kind of methods to solve the above problems.
Summary of the invention
In view of this, in view of the deficiencies of the prior art, the present invention aims to provide a kind of array tuned sides
Method greatly can save the energy for country, and be easy to produce in enormous quantities and apply simultaneously.
To achieve the above object, the present invention is using following technical solution:
A kind of array tuned method, by m capacity be C1 capacitor and n capacity be C2 capacitor parallel connection obtain 1 equivalent electricity
Hold C, equivalent capacity C=mC1+nC2, if capacitor C1 is greater than C2, obtaining the smallest capacitance error is △ C=C1-C2.
The present invention has obvious advantages and beneficial effects compared with the existing technology, specifically, by above-mentioned technical proposal
Known to:
By using the method for the present invention, circuit can be made to be in threshold oscillation state, greatly save the energy for country, and simultaneously easily
In mass production and application.
In order to explain the structural features and functions of the invention more clearly, come with reference to the accompanying drawing with specific embodiment to this hair
It is bright to be described in detail.
Detailed description of the invention
Fig. 1 be in the prior art motor running when realize energy-saving consumption-reducing electrical block diagram;
Fig. 2 be in the prior art motor running when realize energy-saving consumption-reducing another electrical block diagram;
Fig. 3 be in the prior art motor running when realize energy-saving consumption-reducing another electrical block diagram;
Fig. 4 is the electrical block diagram of the preferred embodiments of the invention.
Specific embodiment
Present invention discloses a kind of array tuned methods, as shown in figure 4, by m capacity be C1 capacitor and n capacity be
The capacitor parallel connection of C2 obtains 1 equivalent capacity C, equivalent capacity C=mC1+nC2, if capacitor C1 is greater than C2, obtains the smallest capacitor
Error is △ C=C1-C2.
According to above-mentioned formula, the precision-matched of large area can be realized with plate easy way with open-and-shut item number, it is false
If doing the matching of 100KW, capacitor uses star connection, and capacitor is 3.3 μ F with 4.3 μ F, then obtaining minimum mismatch error is 1 μ F,
I.e. 2202/ 3183*173=263Var, compared to 263/100000 ≈ 0.26% of general power.
It can be seen that circuit is in threshold oscillation state, the energy greatly is saved for country, and it is raw to be easy to high-volume simultaneously
It produces and applies.
The technical principle of the invention is described above in combination with a specific embodiment.These descriptions are intended merely to explain of the invention
Principle, and shall not be construed in any way as a limitation of the scope of protection of the invention.Based on the explanation herein, the technology of this field
Personnel can associate with other specific embodiments of the invention without creative labor, these modes are fallen within
Within protection scope of the present invention.
Claims (1)
1. a kind of array tuned method, it is characterised in that: by m capacity be C1 capacitor and n capacity be C2 capacitor it is in parallel
1 equivalent capacity C, equivalent capacity C=mC1+nC2 are obtained, if capacitor C1 is greater than C2, obtaining the smallest capacitance error is △ C=C1-
C2。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910801886.2A CN110429602A (en) | 2019-08-28 | 2019-08-28 | A kind of array tuned method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910801886.2A CN110429602A (en) | 2019-08-28 | 2019-08-28 | A kind of array tuned method |
Publications (1)
Publication Number | Publication Date |
---|---|
CN110429602A true CN110429602A (en) | 2019-11-08 |
Family
ID=68417875
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201910801886.2A Pending CN110429602A (en) | 2019-08-28 | 2019-08-28 | A kind of array tuned method |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN110429602A (en) |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4794650A (en) * | 1986-07-10 | 1988-12-27 | Toko, Inc. | Electronic tuning receiver |
CN101662281A (en) * | 2009-09-10 | 2010-03-03 | 上海交通大学 | Inductance-capacitance numerical control oscillator |
CN102361357A (en) * | 2011-09-22 | 2012-02-22 | 重庆大学 | CPT (contact-less power transfer) system based on static capacitor array and control method thereof |
CN102508041A (en) * | 2011-10-09 | 2012-06-20 | 中国航空无线电电子研究所 | Method for measuring Delta-type capacitance parameters |
CN204204658U (en) * | 2014-11-14 | 2015-03-11 | 合肥雷科电子科技有限公司 | A kind of assembled pulse capacitor device |
CN107565969A (en) * | 2017-09-20 | 2018-01-09 | 深圳锐越微技术有限公司 | Capacitor array, gradual approaching A/D converter and capacitor array plate |
-
2019
- 2019-08-28 CN CN201910801886.2A patent/CN110429602A/en active Pending
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4794650A (en) * | 1986-07-10 | 1988-12-27 | Toko, Inc. | Electronic tuning receiver |
CN101662281A (en) * | 2009-09-10 | 2010-03-03 | 上海交通大学 | Inductance-capacitance numerical control oscillator |
CN102361357A (en) * | 2011-09-22 | 2012-02-22 | 重庆大学 | CPT (contact-less power transfer) system based on static capacitor array and control method thereof |
CN102508041A (en) * | 2011-10-09 | 2012-06-20 | 中国航空无线电电子研究所 | Method for measuring Delta-type capacitance parameters |
CN204204658U (en) * | 2014-11-14 | 2015-03-11 | 合肥雷科电子科技有限公司 | A kind of assembled pulse capacitor device |
CN107565969A (en) * | 2017-09-20 | 2018-01-09 | 深圳锐越微技术有限公司 | Capacitor array, gradual approaching A/D converter and capacitor array plate |
Non-Patent Citations (1)
Title |
---|
彭荣荣 等: "《大学物理基础教程》", 31 August 2017 * |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN105631109A (en) | Design method for radio frequency ultra-wide band high-efficiency power amplifier and circuit | |
CN110048629B (en) | Single-input switched capacitor multi-level inverter and modulation method thereof | |
CN102891612B (en) | Current non-equalizing control method of converter multi-unit parallel system | |
CN103647470A (en) | Three-phase NPC grid-connected inverter based on repeated control | |
CN102801381B (en) | Controllable transformer device capable of controlling amplitude and phase angle of voltage individually and control method for same | |
CN110429602A (en) | A kind of array tuned method | |
CN204190643U (en) | Inversion unit and inverter | |
CN102801160A (en) | Dynamic trend controller based on voltage magnitude and phase angle control and control method thereof | |
CN101699463A (en) | Multi-scale surface acoustic wave type wavelet transform and inverse wavelet transform processor | |
CN108539782A (en) | A kind of photovoltaic generating system | |
CN204119075U (en) | Inversion unit and inverter | |
CN104767363B (en) | Filters modulate method, wave filter and inverter using this method | |
CN104300542A (en) | Method and device for eliminating influences of power grid background harmonic waves on grid connection current | |
Wang et al. | Carrier‐based PWM modulation strategy for dual‐output two‐stage matrix converter | |
Lakwal et al. | Modeling and simulation of a novel multilevel inverter for PV systems using unequal DC sources | |
CN110098755B (en) | Five-level mixed pi-type converter | |
Li et al. | Efficiency‐optimised modulation technique of three‐level NPC inverter | |
CN204243165U (en) | The high-power one point of six not decile power splitter of a kind of novel pattern-band | |
CN103475256B (en) | The control method of a kind of voltage-source type asymmetric pulses converter and output pulse thereof | |
CN203219178U (en) | Limited bipolarity control full-bridge power supply module parallel circuit based on digital signal processor (DSP) | |
Deng et al. | Series Z‐source and nine‐switch dual‐output inverter stage two‐stage matrix converter | |
CN107681911B (en) | A kind of three level four bridge legs photovoltaic DC-to-AC converter control method of the source Z | |
CN207573258U (en) | A kind of cascade multilevel inverter with single supply | |
CN102664643B (en) | Charge pump and launcher using same | |
CN205509977U (en) | Can improve step pipe high order doubling of frequency phase noise's circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20191108 |