CN110417087B - Charging chip - Google Patents

Charging chip Download PDF

Info

Publication number
CN110417087B
CN110417087B CN201910697059.3A CN201910697059A CN110417087B CN 110417087 B CN110417087 B CN 110417087B CN 201910697059 A CN201910697059 A CN 201910697059A CN 110417087 B CN110417087 B CN 110417087B
Authority
CN
China
Prior art keywords
switching tube
circuit
voltage
tube
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201910697059.3A
Other languages
Chinese (zh)
Other versions
CN110417087A (en
Inventor
董渊
宋志军
吴传奎
程剑涛
杜黎明
孙洪军
乔永庆
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Awinic Technology Co Ltd
Original Assignee
Shanghai Awinic Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Awinic Technology Co Ltd filed Critical Shanghai Awinic Technology Co Ltd
Priority to CN201910697059.3A priority Critical patent/CN110417087B/en
Publication of CN110417087A publication Critical patent/CN110417087A/en
Application granted granted Critical
Publication of CN110417087B publication Critical patent/CN110417087B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J7/00—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
    • H02J7/0029—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries with safety or protection devices or circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Dc-Dc Converters (AREA)

Abstract

The invention discloses a charging chip, comprising: the circuit comprises a port protection circuit, a clock circuit, an internal power supply circuit, a charge pump circuit, a phase-to-ground conversion circuit, a charge control circuit, a first switch tube, a second switch tube and a third switch tube, wherein the input end of the phase-to-ground conversion circuit is connected with a USB port, the output end of the phase-to-ground conversion circuit is connected with the charge pump circuit, the phase-to-ground conversion circuit is used for detecting the input voltage of the USB port, when the input voltage exceeds a preset withstand voltage value, the phase-to-ground voltage output to the charge pump circuit is increased, and the difference value of the phase-to-ground voltage and the input voltage is not higher than a preset voltage difference. According to the invention, after the phase-to-ground conversion circuit is added in the charging chip, the charge pump circuit in the charging chip takes the USB port as the positive end power supply input and takes the phase-to-ground voltage output by the phase-to-ground conversion circuit as the negative end power supply input, so that the charge pump circuit can adopt a low-voltage device to realize the high-voltage resistance function of the port, and the occupied area of the charge pump circuit in the charging chip is reduced.

Description

Charging chip
Technical Field
The invention relates to the technical field of integrated circuits, in particular to a charging chip.
Background
The input end of the charging chip is used as a USB (Universal Serial Bus) port of portable electronic equipment such as a mobile phone and the like, and is generally directly connected with the adapter, while the output end of the adapter is often influenced by high-voltage pulses generated by factors such as power grid disturbance, lightning stroke, artificial instant plugging and unplugging and the like, the high-voltage pulses have large instant energy, and the peak voltage can generally reach more than 30V, so that devices inside the charging chip are easily damaged irreversibly. In addition, the negative surge voltage at the input end of the charging chip may also cause damage to the internal power transmission stage and the internal power supply circuit of the charging chip.
As shown in fig. 1, for a circuit diagram of a charging chip integrated with overvoltage protection in the prior art, a USB port as an input end of the charging chip and a system power supply port SYS are usually isolated by a first switching tube Q1 and a second switching tube Q2 in the current mainstream charging chip. The first switch tube Q1 is mainly used for isolating the negative pressure of the USB port, meanwhile, the source end and the drain end of the first switch tube Q1 can be used for sampling the internal current of the charging chip, and the second switch tube Q2 can isolate the positive high voltage of the USB port. The charge pump circuit is a driving circuit of the first switch tube Q1 and the second switch tube Q2, and mainly functions to generate a higher voltage to drive the gate terminals of the first switch tube Q1 and the second switch tube Q2. The port protection circuit is used for detecting the USB port, and when the USB port generates overvoltage, the charge pump circuit is quickly turned off. The diode D _ ESD is an Electro-Static discharge (ESD) device at the USB terminal of the chip, and is mainly used for ESD protection of the USB port. The third switch tube Q3 is a power management path adjusting tube, the charging control circuit is a driving circuit of the third switch tube Q3, when the charging chip is in the charging mode, the third switch tube Q3 is turned on, and the charging chip transmits the input voltage of the USB port to the output terminal BAT to charge the battery. The internal power supply circuit provides safe working voltage VDD for the interior of the charging chip.
As can be seen from fig. 1, the charge pump circuit plays a significant role in the charging chip and the port protection circuit, and the working principle of the charge pump circuit is as follows: the clock pulse signal output by the clock circuit is used as an input signal to periodically charge and discharge the internal capacitor of the charge pump circuit, and the input voltage V of the input end, namely the USB end, is converted into the voltage V by utilizing the principle that the voltage at two ends of the capacitor can not be suddenly changed USB After amplification, the amplified output drives the gate terminals (i.e., control terminals) of the first switching tube Q1 and the second switching tube Q2.
However, such a conventional charge pump biasing scheme has a significant drawback, as can be obtained from the foregoing, the USB port of the charge pump circuit is a high voltage port, and the voltage at the output CP of the charge pump circuit is usually the sum of the voltages at the USB port and the VDD port, i.e., V CP ＝V USB +V VDD . Therefore, the NMOS transistor, the PMOS transistor, the capacitor, and other devices used in the charge pump circuit all need to use high-voltage devices with higher withstand voltage, and the chip area consumed by the high-voltage devices is much larger than that consumed by the low-voltage devices, so that the area occupied by the charge pump circuit in the charging chip is larger.
Disclosure of Invention
In view of the above, the present invention discloses a charging chip, so that after a phase-to-ground conversion circuit is added in the charging chip, a charge pump circuit in the charging chip uses a USB port as a positive-end power input, and uses a phase-to-ground voltage output by the phase-to-ground conversion circuit as a negative-end power input, so that the charge pump circuit can use a low-voltage device to implement a high-voltage-resistant function of the port, thereby greatly reducing an occupied area of the charge pump circuit in the charging chip.
A charging chip, comprising: the circuit comprises a port protection circuit, a clock circuit, an internal power supply circuit, a charge pump circuit, a relative ground conversion circuit, a charging control circuit, a first switch tube, a second switch tube and a third switch tube;
the input end of the port protection circuit is connected with a USB port of a charging chip, the output end of the port protection circuit is connected with the charge pump circuit, and the port protection circuit is used for detecting the input voltage of the USB port and switching off the charge pump circuit when detecting that the input voltage is overvoltage;
the output end of the clock circuit is connected with the charge pump circuit, and the clock circuit is used for outputting a clock pulse signal to the charge pump circuit;
the internal power supply circuit is respectively connected with the clock circuit, the relative ground conversion circuit and the charging control circuit and is used for providing safe power supply voltage for the clock circuit, the relative ground conversion circuit and the charging control circuit;
the output end of the charging control circuit is connected with the control end of the third switch tube, the input end of the third switch tube is connected with the system power supply port, the output end of the third switch tube is connected with the battery, and the charging control circuit is used for controlling the third switch tube to be opened when the charging chip is in a charging mode so as to transmit the voltage input by the USB port to the output end of the charging chip for charging the battery;
the output end of the charge pump circuit is respectively connected with the control end of the first switch tube and the control end of the second switch tube, the input end of the first switch tube is connected with the USB port, the output end of the first switch tube is connected with the output end of the second switch tube, the input end of the second switch tube is connected with the system power supply port, the charge pump circuit is used for taking a clock pulse signal output by the clock circuit as an input signal, periodically charging and discharging an internal capacitor, amplifying the input voltage of the USB port, and driving the control end of the first switch tube and the control end of the second switch tube by using the amplified voltage;
the input end of the phase-to-ground conversion circuit is connected with the USB port, the output end of the phase-to-ground conversion circuit is connected with the charge pump circuit, the phase-to-ground conversion circuit is used for detecting the input voltage of the USB port, when the input voltage exceeds a preset withstand voltage value, the phase-to-ground voltage output to the charge pump circuit is increased, and the difference value of the phase-to-ground voltage and the input voltage is not higher than a preset voltage difference.
Optionally, the first switch tube and the second switch tube are both NMOS tubes.
Optionally, the relative conversion circuit includes: the constant bias current source, the Zener diode, the resistor, the fourth switching tube, the fifth switching tube, the sixth switching tube, the seventh switching tube, the eighth switching tube, the ninth switching tube and the tenth switching tube;
the input end of the fixed bias current source is used for being connected with the internal power supply circuit, the internal power supply circuit provides safe power supply voltage, the output end of the fixed bias current source is connected with the fourth switching tube, the control end of the fourth switching tube is connected with the input end of the fourth switching tube, and the output end of the fourth switching tube is grounded;
the cathode of the Zener diode and the common end of the resistor are used for being connected with the USB port, the anode of the Zener diode and the common end of the resistor are connected with the input end of the eighth switching tube, the control end of the eighth switching tube is connected with the input end of the fixed bias current source, the output end of the eighth switching tube is connected with the input end of the fifth switching tube, the control end of the fifth switching tube is connected with the control end of the fourth switching tube, and the output end of the fifth switching tube is grounded;
the input end of the tenth switching tube is used for connecting the USB port, the control end of the tenth switching tube is connected to the anode of the zener diode and the common end of the resistor, the output end of the tenth switching tube is connected to the input end of the ninth switching tube, the control end of the ninth switching tube is connected to the input end of the eighth switching tube, the output end of the ninth switching tube is connected to the input end of the sixth switching tube, the control end of the sixth switching tube is connected to the input end of the sixth switching tube, and the output end of the sixth switching tube is grounded;
the control end of the seventh switching tube is connected with the control end of the sixth switching tube, and the output end of the seventh switching tube is grounded;
and the common end of the input end of the seventh switching tube, the input end of the ninth switching tube and the output end of the tenth switching tube is used as the output end of the relative ground conversion circuit and is used for connecting the charge pump circuit.
Optionally, the fourth switching tube, the fifth switching tube and the sixth switching tube are low-voltage NMOS devices.
Optionally, the seventh switching tube, the eighth switching tube, and the tenth switching tube are high voltage resistant NMOS devices; and the ninth switching tube is a high-voltage-resistant PMOS device.
Optionally, the relative ground converting circuit further includes: an eleventh switching tube;
the input end of the eleventh switch tube is used for connecting the USB port, the control end of the eleventh switch tube is connected with the control end of the tenth switch tube, the output end of the eleventh switch tube is connected with the input end of the tenth switch tube, and the eleventh switch tube is used for preventing the tenth switch tube from being broken down due to overhigh drain-source voltage.
Optionally, the eleventh switching tube is a high voltage resistant PMOS device.
From the above technical solution, the present invention discloses a charging chip, including: the circuit comprises a port protection circuit, a clock circuit, an internal power supply circuit, a charge pump circuit, a phase-to-ground conversion circuit, a charge control circuit, a first switch tube, a second switch tube and a third switch tube, wherein the input end of the phase-to-ground conversion circuit is connected with a USB port of a charging chip, the output end of the phase-to-ground conversion circuit is connected with the charge pump circuit, the phase-to-ground conversion circuit is used for detecting the input voltage of the USB port, when the input voltage exceeds a preset withstand voltage value, the phase-to-ground voltage output to the charge pump circuit is increased, and the difference value of the phase-to-ground voltage and the input voltage is not higher than the preset voltage difference. According to the invention, after the phase-to-ground conversion circuit is added in the charging chip, the charge pump circuit in the charging chip takes the USB port as the positive end power supply input and takes the phase-to-ground voltage output by the phase-to-ground conversion circuit as the negative end power supply input, so that the charge pump circuit can adopt a low-voltage device to realize the high-voltage resistance function of the port, and therefore, the occupied area of the charge pump circuit in the charging chip is greatly reduced.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, it is obvious that the drawings in the following description are only embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to the disclosed drawings without creative efforts.
Fig. 1 is a circuit diagram of a charging chip integrated with overvoltage protection disclosed in the prior art;
fig. 2 is a circuit diagram of a charging chip according to an embodiment of the disclosure;
FIG. 3 is a circuit diagram of a relative ground conversion circuit according to an embodiment of the present invention;
fig. 4 is a circuit diagram of another phase-to-ground conversion circuit according to the embodiment of the present invention.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be obtained by a person skilled in the art without making any creative effort based on the embodiments in the present invention, belong to the protection scope of the present invention.
The invention discloses a charging chip, comprising: the circuit comprises a port protection circuit, a clock circuit, an internal power supply circuit, a charge pump circuit, a phase-to-ground conversion circuit, a charge control circuit, a first switch tube, a second switch tube and a third switch tube, wherein the input end of the phase-to-ground conversion circuit is connected with a USB port of a charging chip, the output end of the phase-to-ground conversion circuit is connected with the charge pump circuit, the phase-to-ground conversion circuit is used for detecting the input voltage of the USB port and recording the input voltage as an input voltage, when the input voltage exceeds a preset withstand voltage value, the phase-to-ground voltage output to the charge pump circuit is increased, and the difference value of the phase-to-ground voltage and the input voltage is not higher than a preset voltage difference. According to the invention, after the phase-to-ground conversion circuit is added in the charging chip, the charge pump circuit in the charging chip takes the USB port as the positive end power supply input and takes the phase-to-ground voltage output by the phase-to-ground conversion circuit as the negative end power supply input, so that the charge pump circuit can adopt a low-voltage device to realize the high-voltage resistance function of the port, and therefore, the occupied area of the charge pump circuit in the charging chip is greatly reduced.
Referring to fig. 2, a circuit diagram of a charging chip according to an embodiment of the present invention is disclosed, where the charging chip includes: the circuit comprises a port protection circuit 11, a clock circuit 12, an internal power supply circuit 13, a charge pump circuit 14, a relative ground conversion circuit 15, a charging control circuit 16, a first switch tube Q1, a second switch tube Q2 and a third switch tube Q3.
Wherein:
the input end of the port protection circuit 11 is connected with a USB port of a charging chip, the output end of the port protection circuit 11 is connected with the charge pump circuit 14, and the port protection circuit 11 is configured to detect an input voltage of the USB port, and turn off the charge pump circuit 14 when detecting that the input voltage is an overvoltage.
The output end of the clock circuit 12 is connected to the charge pump circuit 14, and the clock circuit 12 is configured to output a clock pulse signal to the charge pump circuit 14.
The internal power supply circuit 13 is connected to the clock circuit 12, the relative ground converting circuit 15, and the charging control circuit 16, respectively, and is configured to provide a safe power supply voltage VDD for the clock circuit 12, the relative ground converting circuit 15, and the charging control circuit 16.
The output end of the charging control circuit 16 is connected with the control end of the third switch tube Q3, the input end of the third switch tube Q3 is connected with the system power supply port SYS, the output end of the third switch tube Q3 is connected with the battery, and the charging control circuit 16 is used for controlling the third switch tube Q3 to be opened when the charging chip is in a charging mode, so that the input voltage of the USB port is transmitted to the output end BAT of the charging chip to charge the battery.
The output end of the charge pump circuit 14 is connected to the control end of the first switch tube Q1 and the control end of the second switch tube Q2, the input end of the first switch tube Q1 is connected to the USB port, the output end of the first switch tube Q1 is connected to the output end of the second switch tube Q2, the input end of the second switch tube Q2 is connected to the system power supply port SYS, and the charge pump circuit 14 is configured to periodically charge and discharge an internal capacitor by using the clock pulse signal output by the clock circuit 12 as an input signal, amplify the input voltage of the USB port, and drive the control end of the first switch tube Q1 and the control end of the second switch tube Q2 by using the amplified voltage.
The first switch tube Q1 and the second switch tube Q2 are both NMOS tubes.
The input end of the phase-to-ground conversion circuit 15 is connected to the USB port, the output end of the phase-to-ground conversion circuit 15 is connected to the charge pump circuit 14, the phase-to-ground conversion circuit 15 is configured to detect an input voltage of the USB port, and when the input voltage exceeds a preset withstand voltage value, increase a phase-to-ground voltage output to the charge pump circuit 14, and a difference between the phase-to-ground voltage and the input voltage is not higher than a preset voltage difference.
Specifically, in this scheme, a phase-to-ground conversion circuit 15 is added to the previous stage of the charge pump circuit 14The input to the conversion circuit 15 is: input voltage V of USB port USB And an output V of the internal power supply circuit 13 VDD The output of the phase-to-ground converting circuit 15 is the phase-to-ground voltage HVGND, and the phase-to-ground converting circuit 15 is used for detecting the input voltage V of the USB port USB When the input voltage V is USB When the voltage exceeds a predetermined withstand voltage (e.g. 5V), the voltage HVGND will follow the input voltage V USB Variation, i.e. voltage HVGND relative to ground, with input voltage V USB And a relative ground voltage HVGND and an input voltage V USB Is not higher than a preset difference (e.g., 5V), i.e., V USB -V HVGND Less than or equal to 5V, so as to ensure that the charge pump circuit 14 adopting the conventional 5V device at the later stage cannot be damaged.
The value of the preset voltage withstanding value is determined according to the voltage withstanding value of the conventional standard device, such as 5V.
In summary, the present invention discloses a charging chip, including: the circuit comprises a port protection circuit 11, a clock circuit 12, an internal power supply circuit 13, a charge pump circuit 14, a phase-to-ground conversion circuit 15, a charge control circuit 16, a first switch tube Q1, a second switch tube Q2 and a third switch tube Q3, wherein the input end of the phase-to-ground conversion circuit 15 is connected with a USB port of a charging chip, the output end of the phase-to-ground conversion circuit 15 is connected with the charge pump circuit 14, the phase-to-ground conversion circuit 15 is used for detecting the input voltage of the USB port, when the input voltage exceeds a preset withstand voltage value, the phase-to-ground voltage output to the charge pump circuit 14 is increased, and the difference value of the phase-to-ground voltage and the input voltage is not higher than the preset withstand voltage value. According to the invention, after the phase-to-ground conversion circuit 15 is added in the charging chip, the charge pump circuit in the charging chip takes the USB port as the positive end power supply input and takes the phase-to-ground voltage HVGND of the output of the phase-to-ground conversion circuit as the negative end power supply input, so that the charge pump circuit can adopt a low-voltage device to realize the high-voltage resistance function of the port, and therefore, the occupied area of the charge pump circuit in the charging chip is greatly reduced.
Referring to fig. 3, a circuit diagram of a relative ground conversion circuit according to an embodiment of the present invention includes: the constant bias current source IB, the Zener diode ZD1, the resistor R1, the fourth switching tube MN1, the fifth switching tube MN2, the sixth switching tube MN3, the seventh switching tube HVMN3, the eighth switching tube HVMN4, the ninth switching tube HVMP1 and the tenth switching tube HVMN5.
Wherein:
the input end of the fixed bias current source IB is used for being connected with the internal power supply circuit 13, the internal power supply circuit 13 provides safe power supply voltage VDD, the output end of the fixed bias current source IB is connected with the fourth switching tube MN1, the control end of the fourth switching tube MN1 is connected with the input end of the fourth switching tube MN1, and the output end of the fourth switching tube MN1 is grounded.
The cathode of the zener diode ZD1 and the common end of the resistor R1 are used for being connected with the USB port, the anode of the zener diode ZD1 and the common end CLP of the resistor R1 are connected with the input end of the eighth switching tube HVMN4, the control end of the eighth switching tube HVMN4 is connected with the input end of the fixed bias current source IB, the output end of the eighth switching tube HVMN4 is connected with the input end of the fifth switching tube MN2, the control end of the fifth switching tube MN2 is connected with the control end of the fourth switching tube MN1, and the output end of the fifth switching tube MN2 is grounded.
The input end of the tenth switching tube HVMN5 is configured to be connected to the USB port, the control end of the tenth switching tube HVMN5 is connected to the anode of the zener diode ZD1 and the common terminal CLP of the resistor R1, the output end of the tenth switching tube HVMN5 is connected to the input end of the ninth switching tube HVMP1, the control end of the ninth switching tube HVMP1 is connected to the input end of the eighth switching tube HVMN4, the output end of the ninth switching tube HVMP1 is connected to the input end of the sixth switching tube MN3, the control end of the sixth switching tube MN3 is connected to the input end of the sixth switching tube MN3, and the output end of the sixth switching tube MN3 is grounded.
The control end of the seventh switching tube HVMN3 is connected with the control end of the sixth switching tube MN3, and the output end of the seventh switching tube HVMN3 is grounded.
And the common end of the input end of the seventh switching tube HVMN3, the input end of the ninth switching tube HVMP1 and the output end of the tenth switching tube HVMN5 is used as the output end of the relative ground conversion circuit 15 and is used for connecting the charge pump circuit 14.
In this embodiment, the fourth switching tube MN1, the fifth switching tube MN2, and the sixth switching tube MN3 are low-voltage NMOS devices, that is, NMOS devices with a supply voltage not higher than a preset voltage (for example, 5V).
The seventh switching tube HVMN3, the eighth switching tube HVMN4 and the tenth switching tube HVMN5 are high voltage NMOS devices, that is, the maximum breakdown voltage at the drain end and the source end exceeds a preset voltage, for example, 5V.
The ninth switching tube HVMP1 is a high voltage PMOS device, i.e. the maximum breakdown voltage across the drain and source terminals exceeds a predetermined voltage, for example 5V.
The working principle of the fixed bias current source IB is as follows: assuming that the mirror size ratio of the fourth switching tube MN1 to the fifth switching tube MN2 is k, the current flowing from the fixed bias current source IB is I B Then the current flowing through the resistor R1 is k × I B Thus, the maximum pressure drop across R1 is set as follows:
V USB -V CLP ＝V R1 ＝k*I B *R 1 =5V (based on the withstand voltage of the latter low-voltage device), V USB Is the input voltage, V, of the USB port CLP Is the CLP node voltage, V R1 Is the voltage across the resistor R1;
when V is USB <V R1 When the voltage of the CLP node is pulled to the ground GND potential by the MN2 tube of the fifth switch tube, namely V CLP =0, at this time, the relative ground voltage V HVGND ＝0+V GSHVMP1 Wherein, V GSHVMP1 The grid source voltage of a ninth switch tube HVMP1 of the high-voltage resistant PMOS tube;
when V is USB >V R1 While, CLP node voltage V CLP ＝V USB -V R1 ≈V USB -5V, at which time the phase-to-ground voltage V output by the phase-to-phase conversion circuit to the charge pump circuit 14 HVGND ＝V CLP +V GSHVMP1 ＝V USB -5V+V GSHVMP1 。
From the above analysis, it can be obtained that the input voltage V of the USB port is not influenced USB Whether the voltage is larger than the device withstand voltage value (such as 5V) of a low-voltage device at the later stage or not, and correspondinglyThe voltage difference between the output terminal of the converting circuit 15, i.e. the HVGND terminal, and the USB port is within the withstand voltage range of the low-voltage device in the rear stage (e.g. 5V).
In summary, after the phase-to-ground conversion circuit 15 is added in the charging chip, the charge pump circuit in the charging chip uses the USB port as the positive terminal power input, and uses the phase-to-ground voltage HVGND of the output of the phase-to-ground conversion circuit as the negative terminal power input, so that the charge pump circuit can use a low-voltage device to implement the high-voltage-resistant function of the port, thereby greatly reducing the occupied area of the charge pump circuit in the charging chip.
To further optimize the above embodiment, the relative conversion circuit may further include: an eleventh switching tube HVMP2;
the input end of the eleventh switch tube HVMP2 is used for connecting the USB port, the control end of the eleventh switch tube HVMP2 is connected to the control end of the tenth switch tube HVMN5, the output end of the eleventh switch tube HVMP2 is connected to the input end of the tenth switch tube HVMN5, and the eleventh switch tube HVMP2 is used for preventing the tenth switch tube HVMN5 from being broken down due to the over-high drain-source voltage.
The eleventh switching tube HVMP2 is a high voltage resistant PMOS device, and the eleventh switching tube HVMP2 is used for preventing the tenth switching tube HVMN5 from being broken down due to the over-high drain-source voltage.
Finally, it should also be noted that, in this document, relational terms such as first and second, and the like are used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. Also, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrases "comprising a," "8230," "8230," or "comprising" does not exclude the presence of additional like elements in a process, method, article, or apparatus that comprises the element.
In the present specification, the embodiments are described in a progressive manner, each embodiment focuses on differences from other embodiments, and the same and similar parts among the embodiments are referred to each other.
The previous description of the disclosed embodiments is provided to enable any person skilled in the art to make or use the present invention. Various modifications to these embodiments will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other embodiments without departing from the spirit or scope of the invention. Thus, the present invention is not intended to be limited to the embodiments shown herein but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.

Claims (7)

1. A charging chip, comprising: the circuit comprises a port protection circuit, a clock circuit, an internal power supply circuit, a charge pump circuit, a relative ground conversion circuit, a charging control circuit, a first switch tube, a second switch tube and a third switch tube;
the input end of the port protection circuit is connected with a USB port of a charging chip, the output end of the port protection circuit is connected with the charge pump circuit, and the port protection circuit is used for detecting the input voltage of the USB port and switching off the charge pump circuit when the input voltage is detected to be overvoltage;
the output end of the clock circuit is connected with the charge pump circuit, and the clock circuit is used for outputting a clock pulse signal to the charge pump circuit;
the internal power supply circuit is respectively connected with the clock circuit, the relative ground conversion circuit and the charging control circuit and is used for providing safe power supply voltage for the clock circuit, the relative ground conversion circuit and the charging control circuit;
the output end of the charging control circuit is connected with the control end of the third switch tube, the input end of the third switch tube is connected with the system power supply port, the output end of the third switch tube is connected with the battery, and the charging control circuit is used for controlling the third switch tube to be opened when the charging chip is in a charging mode so as to transmit the voltage input by the USB port to the output end of the charging chip to charge the battery;
the output end of the charge pump circuit is respectively connected with the control end of the first switch tube and the control end of the second switch tube, the input end of the first switch tube is connected with the USB port, the output end of the first switch tube is connected with the output end of the second switch tube, the input end of the second switch tube is connected with the system power supply port, the charge pump circuit is used for taking a clock pulse signal output by the clock circuit as an input signal, periodically charging and discharging an internal capacitor, amplifying the input voltage of the USB port, and driving the control end of the first switch tube and the control end of the second switch tube by using the amplified voltage;
the input end of the phase-to-ground conversion circuit is connected with the USB port, the output end of the phase-to-ground conversion circuit is connected with the charge pump circuit, the phase-to-ground conversion circuit is used for detecting the input voltage of the USB port, when the input voltage exceeds a preset withstand voltage value, the phase-to-ground voltage output to the charge pump circuit is increased, and the difference value of the phase-to-ground voltage and the input voltage is not higher than a preset voltage difference.
2. The charging chip of claim 1, wherein the first switch tube and the second switch tube are both NMOS tubes.
3. The charging chip of claim 1, wherein the relative conversion circuit comprises: the constant bias current source, the Zener diode, the resistor, the fourth switching tube, the fifth switching tube, the sixth switching tube, the seventh switching tube, the eighth switching tube, the ninth switching tube and the tenth switching tube;
the input end of the fixed bias current source is used for being connected with the internal power supply circuit, the internal power supply circuit provides safe power supply voltage, the output end of the fixed bias current source is connected with the fourth switching tube, the control end of the fourth switching tube is connected with the input end of the fourth switching tube, and the output end of the fourth switching tube is grounded;
the cathode of the Zener diode and the common end of the resistor are used for being connected with the USB port, the anode of the Zener diode and the common end of the resistor are connected with the input end of the eighth switching tube, the control end of the eighth switching tube is connected with the input end of the fixed bias current source, the output end of the eighth switching tube is connected with the input end of the fifth switching tube, the control end of the fifth switching tube is connected with the control end of the fourth switching tube, and the output end of the fifth switching tube is grounded;
the input end of the tenth switching tube is used for connecting the USB port, the control end of the tenth switching tube is connected to the anode of the zener diode and the common end of the resistor, the output end of the tenth switching tube is connected to the input end of the ninth switching tube, the control end of the ninth switching tube is connected to the input end of the eighth switching tube, the output end of the ninth switching tube is connected to the input end of the sixth switching tube, the control end of the sixth switching tube is connected to the input end of the sixth switching tube, and the output end of the sixth switching tube is grounded;
the control end of the seventh switching tube is connected with the control end of the sixth switching tube, and the output end of the seventh switching tube is grounded;
and the common end of the input end of the seventh switching tube, the input end of the ninth switching tube and the output end of the tenth switching tube is used as the output end of the relative ground conversion circuit and is used for connecting the charge pump circuit.
4. The charging chip of claim 3, wherein the fourth switching tube, the fifth switching tube and the sixth switching tube are low-voltage NMOS devices.
5. The charging chip of claim 3, wherein the seventh switching tube, the eighth switching tube and the tenth switching tube are high voltage NMOS devices; and the ninth switching tube is a high-voltage-resistant PMOS device.
6. The charging chip of claim 3, wherein the relative ground conversion circuit further comprises: an eleventh switching tube;
the input end of the eleventh switch tube is used for connecting the USB port, the control end of the eleventh switch tube is connected with the control end of the tenth switch tube, the output end of the eleventh switch tube is connected with the input end of the tenth switch tube, and the eleventh switch tube is used for preventing the tenth switch tube from being broken down due to overhigh drain-source voltage.
7. The charging chip of claim 6, wherein the eleventh switch tube is a high voltage tolerant PMOS device.
CN201910697059.3A 2019-07-30 2019-07-30 Charging chip Active CN110417087B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201910697059.3A CN110417087B (en) 2019-07-30 2019-07-30 Charging chip

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201910697059.3A CN110417087B (en) 2019-07-30 2019-07-30 Charging chip

Publications (2)

Publication Number Publication Date
CN110417087A CN110417087A (en) 2019-11-05
CN110417087B true CN110417087B (en) 2023-04-14

Family

ID=68364635

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910697059.3A Active CN110417087B (en) 2019-07-30 2019-07-30 Charging chip

Country Status (1)

Country Link
CN (1) CN110417087B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110880737B (en) * 2019-11-29 2022-09-27 上海艾为电子技术股份有限公司 Charging chip, overvoltage protection circuit thereof and portable electronic equipment
CN116345591A (en) * 2021-12-22 2023-06-27 法雷奥电机控制系统公司 Pre-charging device, voltage converter and electric vehicle

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6420832B2 (en) * 2000-03-30 2002-07-16 Kds Controls, Inc. Switching circuit with overload protection
US7741898B2 (en) * 2007-01-23 2010-06-22 Etron Technology, Inc. Charge pump circuit for high voltage generation
CN102594130B (en) * 2011-01-10 2015-06-03 中兴通讯股份有限公司 Method for outputting constant difference voltage and charge pump circuit

Also Published As

Publication number Publication date
CN110417087A (en) 2019-11-05

Similar Documents

Publication Publication Date Title
KR102379554B1 (en) Protection circuit
CN201113384Y (en) Electricized overvoltage protection circuit and mobile terminal possessing the circuit
US7826190B2 (en) Over-voltage protection device
CN108075460B (en) Surge protection circuit with feedback control
US11404867B2 (en) Overvoltage protection apparatus and method
CN101673961A (en) Charge controlling semiconductor integrated circuit
US9088157B2 (en) Boost type power converting apparatus with protection circuit
CN110417087B (en) Charging chip
CN108028251A (en) Electrostatic discharge protective equipment and circuit arrangement
CN104362608A (en) Overvoltage suppression and under-voltage surge detection circuit
CN110957713B (en) Electrostatic discharge clamping circuit
KR101751547B1 (en) Output circuit, temperature switch ic, and battery pack
CN110445216B (en) Charging chip
CN112018724B (en) Overvoltage protection circuit
CN105005346A (en) Negative voltage clamping circuit
JP5750326B2 (en) Electronic device protection circuit
WO2019134625A1 (en) Fence circuit for mobile device and mobile device
CN112566001A (en) Earphone detection circuit and terminal equipment
CN219247462U (en) Input voltage protection circuit supporting soft start and radio frequency switch device
CN117013638B (en) High-voltage-dead-resistant battery circuit comprising multistage protection
TW201336193A (en) Lightning strike power failure protection device
CN113472047B (en) Over-temperature protection circuit for charging interface and terminal equipment
CN116032105B (en) Power supply overvoltage protection IC
CN219018467U (en) Short-circuit protection circuit and LED display screen
CN113541249B (en) Circuit device for realizing charging path control based on pre-driving module and electronic equipment

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant