CN110380732A - A kind of D/A conversion circuit - Google Patents
A kind of D/A conversion circuit Download PDFInfo
- Publication number
- CN110380732A CN110380732A CN201910653971.9A CN201910653971A CN110380732A CN 110380732 A CN110380732 A CN 110380732A CN 201910653971 A CN201910653971 A CN 201910653971A CN 110380732 A CN110380732 A CN 110380732A
- Authority
- CN
- China
- Prior art keywords
- analog converter
- digital analog
- resistor
- resistor device
- conversion circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
- H03M1/74—Simultaneous conversion
- H03M1/80—Simultaneous conversion using weighted impedances
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Analogue/Digital Conversion (AREA)
Abstract
The present invention discloses a kind of D/A conversion circuit.The specific embodiment of the D/A conversion circuit includes: first resistor device, second resistor, 3rd resistor device, first digital analog converter and conversion digit are less than the second digital analog converter of first digital analog converter, the reference voltage input terminal of first digital analog converter and the reference voltage input terminal of the second digital analog converter are separately connected reference voltage source, the first end of the output end connection first resistor device of first digital analog converter, the first end of the output end connection second resistor of second digital analog converter, the second end of the first resistor device and the second end of second resistor are separately connected the first end of 3rd resistor device, output end of the second end of the 3rd resistor device as D/A conversion circuit.The embodiment can low cost realization high-order digit analog-converted, to realize the analog signal output of high-accuracy high-resolution.
Description
Technical field
The present invention relates to circuit fields.More particularly, to a kind of D/A conversion circuit.
Background technique
Bridge of the digital analog converter (DAC, Digital to Analog Converter) as numeric field and analog domain
Beam is connected to real world signal and digital world, and very extensive application is suffered from the electronic product of every field.
The precision of DAC is heavily dependent on the conversion digit of DAC.Currently, higher precision is used in order to obtain
Mode be increase DAC conversion digit.But the increase of the conversion digit with DAC, the cost of DAC can be obviously improved.Cause
This, the cost of existing high-precision DAC is very high, if using high-precision DAC in the consumption electronic product of low cost, can mention significantly
The cost of high product, to seriously affect the competitiveness of product in market.
Accordingly, it is desirable to provide a kind of new D/A conversion circuit.
Summary of the invention
The purpose of the present invention is to provide a kind of D/A conversion circuits, to solve the problems, such as in of the existing technology
At least one.
In order to achieve the above objectives, the present invention adopts the following technical solutions:
The present invention provides a kind of D/A conversion circuits, comprising: first resistor device, second resistor, 3rd resistor
Device, the first digital analog converter and conversion digit are less than the second digital-to-analogue conversion of first digital analog converter
Device, the reference voltage input terminal of first digital analog converter and the reference voltage input terminal of the second digital analog converter
It is separately connected reference voltage source, the first end of the output end connection first resistor device of first digital analog converter is described
The first end of the output end connection second resistor of second digital analog converter, the second end of the first resistor device and second
The second end of resistor is separately connected the first end of 3rd resistor device, and the second end of the 3rd resistor device turns as digital simulation
Change the output end of circuit.
Optionally, the resistance value R of the second resistor2It is arranged to: R2=KR1, wherein R1For first resistor device
The value range of resistance value, Proportional coefficient K is set as 1≤K≤2N- 1, M are the conversion digit of the first digital analog converter, and N is
The conversion digit of second digital analog converter.
Optionally, the value of Proportional coefficient K is set as K=2N-1。
Optionally, the resistance value R of the 3rd resistor device3It is arranged to: R3> > Max (R1,R2)。
Beneficial effects of the present invention are as follows:
Technical solution of the present invention can low cost realization high-order digit analog-converted, to realize High Accuracy and High Resolution
The analog signal output of rate.
Detailed description of the invention
Specific embodiments of the present invention will be described in further detail with reference to the accompanying drawing;
Fig. 1 shows the schematic diagram of D/A conversion circuit provided in an embodiment of the present invention.
Specific embodiment
In order to illustrate more clearly of the present invention, the present invention is done further below with reference to preferred embodiments and drawings
It is bright.Similar component is indicated in attached drawing with identical appended drawing reference.It will be appreciated by those skilled in the art that institute is specific below
The content of description is illustrative and be not restrictive, and should not be limited the scope of the invention with this.
As shown in Figure 1, An embodiment provides a kind of D/A conversion circuits, comprising: first resistor
Device 10, second resistor 20,3rd resistor device 30, the first digital analog converter 40 and conversion digit are less than the first digital simulation
Second digital analog converter 50 of converter 40, the reference voltage input terminal of the first digital analog converter 40 and the second number
The reference voltage input terminal of analog converter 50 is separately connected reference voltage source, and the output end of the first digital analog converter 40 connects
The first end of first resistor device 10 is connect, the output end of the second digital analog converter 50 connects the first end of second resistor 20,
The second end of first resistor device 10 and the second end of second resistor 20 are separately connected the first end of 3rd resistor device 30, third electricity
Hinder output end of the second end of device 30 as D/A conversion circuit, wherein 3rd resistor device 30 functions as load
Resistance.
D/A conversion circuit provided in this embodiment is combined into a height by electric bridge using two low level DAC
The high-precision D/A conversion circuit of digit, can low cost realization high-order digit analog-converted, to realize that high-precision is high
The analog signal output of resolution ratio improves the cost performance of high-order digit analog-converted, the consumption electricity especially suitable for low cost
Sub- product.
In some optional implementations of the present embodiment, the resistance value R of second resistor 202It is arranged to: R2=K
R1, wherein R1Value range for the resistance value of first resistor device 10, Proportional coefficient K is set as 1≤K≤2N- 1, M are the first number
The conversion digit of analog converter 40, N are the conversion digit of the second digital analog converter 50.
In some optional implementations of the present embodiment, the value of Proportional coefficient K is set as K=2N-1。
In some optional implementations of the present embodiment, the resistance value R of 3rd resistor device 303It is arranged to: R3> >
Max(R1,R2), that is, the resistance value R of 3rd resistor device 303Much larger than the resistance value R of first resistor device 101With the resistance of second resistor 20
Value R2Among biggish resistance value, wherein according to the design requirement of D/A conversion circuit, R1And R2Value from several ohm to
Tens kilohms, R3Value should compare R1And R2Among biggish resistance value it is order of magnitude greater more than.
In the present embodiment, first resistor device 10, second resistor 20,3rd resistor device 30, M the first digital simulations turn
The circuit theory for the D/A conversion circuit that parallel operation 40 and N the second digital analog converters 50 are constituted is as follows:
The output voltage of M the first digital analog converters 40 isWherein, D1For M the first numbers
The input of word analog converter 40, VrefThe reference voltage of M the first digital analog converters 40 is inputted for reference voltage source;
The output voltage of N the second digital analog converters 50 isWherein, D2For N the second numbers
The input of word analog converter 50, VrefThe reference voltage of N the second digital analog converters 50 is inputted for reference voltage source;
The output voltage of D/A conversion circuit isWherein, R2=KR1, 1≤K
≤2N- 1, then
The minimum of D/A conversion circuit exports stepping
When the value of Proportional coefficient K is set as K=2NWhen -1, the minimum output stepping of D/A conversion circuit isD/A conversion circuit can be equivalent to M+N high-precision DAC at this time;When the value of Proportional coefficient K is arranged
For K > 2NWhen -1, the minimum output stepping of D/A conversion circuit is less thanBut D/A conversion circuit is defeated
It will appear non-linear non-continuous event out, therefore, by 2 in the present embodimentN- 1 optimal value as Proportional coefficient K.
To sum up, two low level DAC groups can be combined into high-order DAC by D/A conversion circuit provided in this embodiment, that is, can
M DAC and N DAC groups are combined into M+N DAC, for example, 4 DAC and 2 DAC groups are combined into 6 DAC.
In the description of the present invention, it should be noted that unless otherwise clearly defined and limited, term " installation ", " phase
Even ", " connection " shall be understood in a broad sense, for example, it may be being fixedly connected, may be a detachable connection, or be integrally connected;It can
To be mechanical connection, it is also possible to be electrically connected;It can be directly connected, can also can be indirectly connected through an intermediary
Connection inside two elements.For the ordinary skill in the art, above-mentioned term can be understood as the case may be
Concrete meaning in the present invention.
It should also be noted that, in the description of the present invention, relational terms such as first and second and the like are only used
Distinguish one entity or operation from another entity or operation, without necessarily requiring or implying these entities or
There are any actual relationship or orders between operation.Moreover, the terms "include", "comprise" or its any other change
Body is intended to non-exclusive inclusion, so that the process, method, article or equipment including a series of elements is not only wrapped
Those elements are included, but also including other elements that are not explicitly listed, or further includes for this process, method, article
Or the element that equipment is intrinsic.In the absence of more restrictions, the element limited by sentence "including a ...", and
It is not excluded in process, method, article or equipment in the process, method, article or apparatus that includes the element that there is also other identical elements.
Obviously, the above embodiment of the present invention be only to clearly illustrate example of the present invention, and not be pair
The restriction of embodiments of the present invention for those of ordinary skill in the art on the basis of the above description can be with
It makes other variations or changes in different ways, all embodiments can not be exhaustive here, it is all to belong to the present invention
The obvious changes or variations extended out of technical solution still in the scope of protection of the present invention.
Claims (4)
1. a kind of D/A conversion circuit characterized by comprising first resistor device, second resistor, 3rd resistor device,
First digital analog converter and conversion digit are less than the second digital analog converter of first digital analog converter, institute
State the reference voltage input terminal of the first digital analog converter and the reference voltage input terminal difference of the second digital analog converter
Connection reference voltage source, the first end of the output end connection first resistor device of first digital analog converter, described second
The first end of the output end connection second resistor of digital analog converter, the second end and second resistance of the first resistor device
The second end of device is separately connected the first end of 3rd resistor device, and the second end of the 3rd resistor device is as digital-to-analogue conversion electricity
The output end on road.
2. circuit according to claim 1, which is characterized in that the resistance value R of the second resistor2It is arranged to: R2=
K·R1, wherein R1Value range for the resistance value of first resistor device, Proportional coefficient K is set as 1≤K≤2N- 1, M are the first number
The conversion digit of word analog converter, N are the conversion digit of the second digital analog converter.
3. circuit according to claim 2, which is characterized in that the value of Proportional coefficient K is set as K=2N-1。
4. circuit according to claim 2, which is characterized in that the resistance value R of the 3rd resistor device3It is arranged to: R3> >
Max(R1,R2)。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910653971.9A CN110380732A (en) | 2019-07-19 | 2019-07-19 | A kind of D/A conversion circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910653971.9A CN110380732A (en) | 2019-07-19 | 2019-07-19 | A kind of D/A conversion circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
CN110380732A true CN110380732A (en) | 2019-10-25 |
Family
ID=68254172
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201910653971.9A Pending CN110380732A (en) | 2019-07-19 | 2019-07-19 | A kind of D/A conversion circuit |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN110380732A (en) |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1809962A (en) * | 2001-10-29 | 2006-07-26 | 因芬尼昂技术股份公司 | High-resolution digital-to-analog converter |
CN106487388A (en) * | 2015-09-01 | 2017-03-08 | 恩智浦有限公司 | Sensor circuit |
CN107888196A (en) * | 2017-12-08 | 2018-04-06 | 深圳市科陆电子科技股份有限公司 | D/A converting circuit |
-
2019
- 2019-07-19 CN CN201910653971.9A patent/CN110380732A/en active Pending
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1809962A (en) * | 2001-10-29 | 2006-07-26 | 因芬尼昂技术股份公司 | High-resolution digital-to-analog converter |
CN106487388A (en) * | 2015-09-01 | 2017-03-08 | 恩智浦有限公司 | Sensor circuit |
CN107888196A (en) * | 2017-12-08 | 2018-04-06 | 深圳市科陆电子科技股份有限公司 | D/A converting circuit |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR102001762B1 (en) | DAC capacitance array, SAR-type analog-to-digital converter and method of reducing power consumption | |
CN104168020B (en) | The electric capacity gamma correction circuit and method of a kind of analog-digital converter of approach type by turn | |
CN108365847B (en) | Calibration method for parasitic capacitance of charge type SAR-ADC | |
CN101939919A (en) | Current-time digital-to-analog converter | |
CN106301376B (en) | Low-power-consumption successive approximation type analog-to-digital converter with adjustable comparator bias current | |
CN105119603A (en) | Pipeline successive-approximation analog-to-digital converter | |
CN107346975A (en) | A kind of SAR types ADC high-precision calibration device | |
CN108693400A (en) | A kind of diclinic fractional order integration formula analog-digital converter | |
CN108768401A (en) | A kind of device and method using low resolution DAC synthesis high-resolution DAC | |
CN201966893U (en) | Current mirror array layout distribution structure of binary current-steering digital to analog converter | |
CN104779957B (en) | High speed gradually-appoximant analog-digital converter | |
CN103499991B (en) | The analog-to-digital conversion circuit of tool temperature sensing and electronic installation thereof | |
CN1299119C (en) | Direct current resistance comparison measurement method and measuring instrument | |
CN109379081A (en) | A kind of digital analog converter and its control method | |
CN110380732A (en) | A kind of D/A conversion circuit | |
CN203554417U (en) | SAR ADC (Successive Approximation Register Analog to Digital Converter) circuit and electronic equipment | |
US20180337688A1 (en) | Capacitor layout of digital-to-analog conversion integrated circuit | |
CN107192864A (en) | A kind of Precision digital resistor load circuit | |
CN111106832A (en) | DAC layout structure and resistance voltage-dividing type DAC | |
CN106685376A (en) | Fractional order inductive circuit | |
CN208862818U (en) | A kind of digital analog converter | |
CN110277996A (en) | A kind of ADC control method and successive approximation ADC | |
CN104660262B (en) | Capacitance resistance mixed type SAR ADC | |
CN103905041B (en) | A kind of DC maladjustment calibration steps for production line analog-digital converter and circuit | |
CN108365826B (en) | Programmable gain amplifier |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20191025 |