CN110287628B - Simulation method of nanometer quantum cellular automatic machine circuit - Google Patents
Simulation method of nanometer quantum cellular automatic machine circuit Download PDFInfo
- Publication number
- CN110287628B CN110287628B CN201910585064.5A CN201910585064A CN110287628B CN 110287628 B CN110287628 B CN 110287628B CN 201910585064 A CN201910585064 A CN 201910585064A CN 110287628 B CN110287628 B CN 110287628B
- Authority
- CN
- China
- Prior art keywords
- circuit
- cell
- quantum
- clock
- sub
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/392—Floor-planning or layout, e.g. partitioning or placement
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N10/00—Quantum computing, i.e. information processing based on quantum-mechanical phenomena
Abstract
The invention discloses a simulation method of a nanometer quantum cellular automatic machine circuit, which comprises the following steps: 1, according to a quantum cell layout diagram of a nanometer quantum cell automatic machine circuit, grouping and numbering all cells in the circuit according to a clock area; 2, adding adjacent quantum cells of adjacent groups according to the quantum cells in each group in the circuit, thereby dividing the nanometer quantum cell automaton circuit into j sub-circuits; 3, setting parameters of the quantum cell positions in each sub-circuit, and synchronously performing simulation calculation on each sub-circuit according to a preset weight matrix W responding between M multiplied by M type quantum cells to obtain a truth table of all sub-circuits; 4, the output of the nanometer quantum cellular automatic machine circuit can be obtained according to the input of the circuit and by combining the truth table of the sub-circuit. The invention can obtain output only by using simple calculation without solving a large number of quantum equations, thereby greatly reducing the calculation complexity.
Description
Technical Field
The invention belongs to the field of micro-nano device circuits and systems, and relates to a simulation method of a nano quantum cellular automatic machine circuit.
Background
Conventional integrated circuits are undergoing a transition from the microelectronic age to the nanoelectronic age, and conventional CMOS technology will soon reach its physical limits as the feature size of CMOS devices shrinks to within 20 nanometers. Problems due to the nano-size are also difficult to solve by existing process technologies. Therefore, in future integrated circuit designs, the power consumption is reduced, the integration level is improved, and new nanoscale emerging devices must be researched. As a new nano electronic device capable of replacing the traditional CMOS technology, the nano quantum cellular automata technology has the characteristics of small size, high integration level, high operation speed, ultra-low power consumption and the like, so that the nano quantum cellular automata technology is listed as a revolutionary electronic device capable of replacing the traditional CMOS technology.
Since the concept of the nano quantum cellular automaton is firstly proposed, many scholars at home and abroad have great progress in experimental and theoretical research. Nanometer quantum cellular automata technology provides a revolutionary method for computing and transferring information by utilizing devices and interactions between the devices, and is essentially different from the traditional CMOS technology which utilizes voltage and circuits to represent and process information. The possibility of high power consumption is fundamentally avoided.
So far, some achievements have appeared in the simulation calculation of the small-scale nanometer quantum cellular robot circuit. Such as two-state approximation, coherent state vector, and developed simulation tools for analyzing small-scale nanometer quantum cellular automaton circuits, unfortunately, most of the current simulation methods are based on the quantum mechanics of the interaction between electrons in cells in nanometer quantum cellular automaton
The solution of the equation requires a large number of solutions>
The equation is extremely complex and complex in calculation in the simulation process, and the other defect is that based on the two simulation methods, the simulation result can hardly be correctly obtained when the large-scale nanometer quantum cell automatic machine circuit is simulated.
Disclosure of Invention
The invention overcomes the defects of the prior art, provides a simple and efficient simulation method of the nanometer quantum cell automatic machine circuit, is not only suitable for the simulation of the small-scale nanometer quantum cell automatic machine circuit, but also suitable for the simulation of the larger-scale nanometer quantum cell automatic machine circuit, and can obtain the output of the nanometer quantum cell automatic machine circuit without solving a large number of quantum equations, thereby greatly reducing the calculation complexity.
In order to achieve the purpose, the invention adopts the following technical scheme:
the invention relates to a simulation method of a nanometer quantum cellular robot circuit, which is characterized by comprising the following steps:
when n =1, the input unit cell of the nanometer quantum unit cell automatic machine circuit is used as the j sub-circuit of the i clock area under the n time sequence clock
The input cell of (1); the jth sub-circuit of the ith clock zone in the nth timing clock is->
In as the jth sub-circuit of the ith clock region under the nth timing clock>
The output cell of (1); sub-circuit j is switched on>
The rest of the cells are used as conventional cells;
when N = N, the jth sub-circuit of the ith clock zone under the nth timing clock is used
The added neighboring cell is taken as the jth sub-circuit of the ith clock area under the nth timing clock->
The input cell of (1); the output unit cell of the nanometer quantum unit cell automatic machine circuit is used as the jth sub-circuit which is positioned in the ith clock area under the nth time sequence clock>
The output cell of (1); sub-circuit j is switched on>
The rest cells in the cell array are conventional cells;
when n belongs to (1, N), the adjacent unit cell of the i-1 clock area under the nth time sequence clock is taken as the j sub-circuit of the i clock area under the nth time sequence clock
The input cell of (1); the jth sub-circuit of the ith clock zone in the nth timing clock is->
The added neighboring cell is taken as the jth sub-circuit of the ith clock area under the nth timing clock->
The output cell of (2); sub-circuit(s) in the jth sub-circuit->
The rest cells in the cell array are conventional cells;
step 4, defining the jth sub-circuit
The position parameter of each cell in (a) is characterized by a row number x and a column number y, i.e. any jth sub-circuit->
The position parameter of the(s) th cell is recorded as +>
Step 5, calculating the jth sub-circuit of the ith clock area under the nth time sequence clock
The Euclidean distance between each cell in the sub-circuit is used as the weight between two corresponding cells, so that the jth sub-circuit ^ is obtained>
Is based on the weight matrix->
According to the jth sub-circuit
Is based on the weight matrix->
And the jth sub-circuit->
The input cell and the output cell in (a) are paired with the jth sub-circuit->
Carrying out simulation calculation to obtain the jth sub-circuitWay->
A truth table of a middle input cell and an output cell;
and 6, obtaining an output value of the nanometer quantum cellular automaton circuit according to the input value of the nanometer quantum cellular automaton circuit and the truth tables of all the sub-circuits, so that the logic function of the nanometer quantum cellular automaton circuit can be obtained according to the input value and the output value of the nanometer quantum cellular automaton circuit.
Compared with the prior art, the invention has the beneficial effects that:
1. the simulation method of the invention is based on the modeling and simulation of the cellular level surface to the quantum cellular automata circuit, compared with the prior method based on the interaction between electrons in the cellular, the simulation method does not need to solve the quantum mechanics in the process of simulation
The equation can obtain the output polarization of the nanometer quantum cell automatic machine circuit only by using simple operation, simplifies the calculation process, greatly reduces the calculation complexity, and has the advantages of universality, high efficiency and the like.
2. The simulation method divides the circuit of the quantum cellular automaton into a plurality of sub-circuits, and then the plurality of sub-circuits synchronously perform simulation calculation, so the simulation method can be suitable for simulating the circuit of the large-scale quantum cellular automaton and obtains the polarization of output cells in the shortest time;
3. the simulation method flexibly sets the simulation precision required by the user according to the requirement through the value of M in the MXM type sub-circuit, thereby meeting the output precision requirements of different users;
4. the invention is a universal, flexible and high-efficiency circuit simulation method, which can quickly simulate the nanometer quantum cellular automaton circuit at a cellular level while keeping the acceptable precision of a physical-based simulator, and provides a better method for the functional verification in the design process of the nanometer quantum cellular automaton circuit.
Drawings
FIG. 1 is a schematic flow diagram of a circuit simulation method of the present invention;
FIG. 2 is a schematic diagram of 8 kinds of cells used in the nanoscale quantum dot cell robot circuit of the present invention;
FIG. 3 is a logic block diagram of the circuit of a Quantum cell robot of the present invention with 2 inputs and 1 output;
fig. 4 is a quantum cell layout diagram of a quantum cell robot circuit used in the present invention;
FIG. 5 is a schematic diagram of a grouping of quantum cell layouts for a quantum cell robot circuit of the present invention;
FIG. 6 shows numbering results of the quantum cells of the quantum cell robot circuit of the present invention after grouping;
FIG. 7 is a view of all sub-circuits formed by grouping the quantum cells of the quantum cell robot circuit of the present invention;
FIG. 8 is a diagram of the attributes of all the Quantum cells in a definition sub-circuit according to the present invention;
FIG. 9 is a numbered view of a quantum cell in a sub-circuit of the present invention;
FIG. 10 is a schematic diagram of the cell number of the M × M type sub-circuit of the present invention;
FIG. 11 is a diagram of a weighting matrix for the mutual response between the individual Quantum cells in the subcircuit of the present invention;
FIG. 12 is a diagram showing simulation results of various sub-circuits obtained by simulation in the present invention;
FIG. 13 is a graph of the relationship between the input and output of all sub-circuits in the present invention;
FIG. 14 is a graph of the results of simulation of an example circuit of the present invention.
Detailed Description
The circuit simulation method of the present invention will be described in detail below by way of example with reference to the accompanying drawings.
In the example, the simulation calculation is carried out on a nanometer quantum cellular automatic machine circuit with 2 inputs and 1 output, and the whole process is shown in figure 1; as shown in fig. 2, the 8 types of quantum cells generally used in the quantum cell robot circuit are a quantum cell with a polarization value of 1, a quantum cell with a polarization value of-1, an input quantum cell (the quantum cell serves as an input end quantum cell), an output quantum cell (the quantum cell serves as an output end quantum cell), a clock0 quantum cell (the quantum cell is in a clock0 region), a clock1 quantum cell (the quantum cell is in a clock1 region), a clock2 quantum cell (the quantum cell is in a clock2 region), and a clock3 quantum cell (the quantum cell is in a clock3 region), respectively; the logic diagram of the nano quantum cellular automata circuit (short for circuit) to be simulated is shown in fig. 3; the quantum cell layout of the circuit is shown in fig. 4; specifically, the simulation method of the nanometer quantum cellular robot circuit comprises the following steps:
1) According to a cellular layout diagram of the nanometer quantum cellular automatic machine circuit, all cells in the nanometer quantum cellular automatic machine circuit are grouped and numbered according to clock areas to obtain J groups of cells of 4 clock areas under N time sequence clocks, wherein the J group of cells of the ith clock area under any nth time sequence clock are marked as
i∈{0,1,2,3}，n∈[1,N]，j∈[1,J]；
In a specific implementation, according to a quantum cell layout diagram of the nano-quantum cell robot circuit, as shown in fig. 4, all quantum cells in the nano-quantum cell robot circuit are grouped and numbered according to a clock region, and the quantum cells in the circuit can be divided into 5 groups, as shown in fig. 5. Obtaining 5 groups of quantum cells of 4 clock regions under 3 time sequence clocks, and numbering the quantum cell groups of the quantum cell automatic machine circuit as shown in fig. 6, wherein, 2 groups of quantum cells are arranged in the 0 th clock region under the 1 st time sequence, and the two groups of quantum cells are respectively marked as
And &>
Under the 2 nd time sequence, the 1 st clock area has 2 groups of quantum cells which are respectively marked as ^ greater than or equal to>
And &>
At the 3 rd timing, the 2 nd clock region has 1 group of quantum cells which are marked as +>
2) For the j group of cells in the ith clock area under the nth time sequence clock
Adding neighboring unit cells in the (i + 1) th clock area to obtain the jth sub-circuit ^ of the ith clock area under the nth timing clock>
Processing the grouped 5 groups of the quantum cells to obtain 5 sub-circuits, as shown in FIG. 7, in the 0 th clock region at the 1 st time sequence
The group of quantum cells are added with the adjacent cells (namely ^ 4 ^) in the 1 st clock area>
A quantum cell in the group and
a quantum cell in a group), the resulting sub-circuit is marked as £ er>
Greater than or equal to 0 clock zone at timing 1>
The group of quantum cells are added with the adjacent cells (namely ^ 4 ^) in the 1 st clock area>
A quantum cell and->
A quantum cell in a group), the resulting sub-circuit is marked as £ er>
Greater than or equal to 1 clock zone at timing 2>
The group of quantum cells are added with the neighboring cells (namely ^ 2 ^ or ^ 2) in the clock area>
A quantum cell in a group), the resulting sub-circuit is marked as £ er>
Greater than or equal to 1 clock zone at timing 2>
The group of quantum cells are added with the neighboring cells (namely ^ 2 ^ or ^ 2) in the clock area>
A quantum cell in a group), the resulting sub-circuit is marked as £ er>
Clock zone 2 at timing 3->
The group of quantum unit cells is the last group, and the treatment is not needed, so that the judgment can be directly carried out>
The sub-circuit formed by the group of quantum cells is marked as->
3) Defining the jth sub-circuit
The functional attributes of all the quantum cells include: the device comprises an input quantum cell, an output quantum cell and a conventional quantum cell;
when n =1, the input unit cell of the nanometer quantum unit cell automatic machine circuit is used as the j sub-circuit of the i clock area under the n time sequence clock
The input cell of (1); sub-circuit j of the ith clock zone in the nth timing clock is combined>
In as the jth sub-circuit of the ith clock region under the nth timing clock>
The output cell of (1); sub-circuit j is switched on>
The rest of the cells are used as conventional cells;
when N = N, the jth sub-circuit of the ith clock zone under the nth timing clock is used
The added neighboring cell is taken as the jth sub-circuit of the ith clock area under the nth timing clock->
The input cell of (1); taking an output unit cell of the nanometer quantum unit cell automatic machine circuit as the jth sub-circuit +of the ith clock area under the nth time sequence clock>
The output cell of (1); sub-circuit j is switched on>
The rest of the cells in the cell are conventional cells;
when n belongs to (1, N), the adjacent unit cell of the i-1 clock area under the nth time sequence clock is taken as the j sub-circuit of the i clock area under the nth time sequence clock
The input cell of (1); the jth sub-circuit of the ith clock zone in the nth timing clock is->
The added neighboring cell is taken as the jth sub-circuit of the ith clock area under the nth timing clock->
The output cell of (1); sub-circuit j is switched on>
The rest cells in the cell array are conventional cells;
in a specific implementation, as shown in FIG. 8, for a sub-circuit
In other words, the input cell a of the nanometer quantum cell automatic machine circuit is the sub-circuit ^ greater or less>
The input quantum cell of (1) is added with the neighboring cells (i.e., < is >>
A quantum cell and->
A quantum cell in a group) is the sub-circuit £ er>
Respectively denoted as f 11-1 And f 11-2 Sub-circuit->
The other quantum cells are conventional quantum cells;
for sub-circuit
In other words, the input cell b of the nanometer quantum cell automatic machine circuit is the sub-circuit->
The input quantum cell of (1) is added with the neighboring cells (i.e., < is >>
A quantum cell and->
A quantum cell in a group) is the sub-circuit £ er>
Respectively denoted as f 12-1 And f 12-2 Sub-circuit->
The other quantum cells are conventional quantum cells;
for sub-circuit
In particular, the sub-circuit is->
The 0 th clock region under the middle and 1 st timing clocksNeighboring cell of a domain as sub-circuit >>
The input quantum cell in (1) is respectively marked as i 21-1 And i 21-2 (ii) a Sub-circuits in the 2 nd clock zone in the 3 rd timing clock->
Is added as->
Output quantum cell of (2), denoted as f 21-1 (ii) a Will sub-circuit->
The rest of the quantum cells are conventional quantum cells;
for the same reason, for the sub-circuit
In particular, the sub-circuit is->
The neighbor cell in the 0 th clock area under the 1 st timing clock is taken as the sub-circuit>
The input quantum cell in (1) is respectively marked as i 22-1 And i 22-2 (ii) a Sub-circuits in the 2 nd clock zone in the 3 rd timing clock->
Is added as->
Output quantum cell of (2), denoted as f 22-1 (ii) a Will sub-circuit->
The rest of the quantum cells are conventional quantum cells;
for sub-circuit
In particular, the sub-circuit is->
The adjacent unit cell in the 1 st clock area under the 2 nd timing clock is taken as a sub-circuit>
The input quantum cell in (1) is respectively marked as i 31-1 And i 31-2 (ii) a The output unit cell of the nanometer quantum unit cell automatic machine circuit is taken as a sub-circuit->
The output cell in (1) is marked as f; will sub-circuit>
The remaining quantum cells in (a) are conventional quantum cells.
4) Defining the jth sub-circuit
The position parameter of each cell in (a) is characterized by a row number x and a column number y, i.e. any jth sub-circuit->
The position parameter of the(s) th cell is recorded as +>
As shown in fig. 9, for the sub-circuit
Middle cell, input quantum cell a position (1, 1), output quantum cell f 11-1 And f 11-2 Are respectively marked as (3)1), (3, 5), sub-circuit->
The positions of the other quantum cells are respectively marked as (1, 2), (1, 3), (1, 4), (2, 1) and (2, 5);
for sub-circuit
Middle quantum cell, the position of input quantum cell b is marked as (2, 1), and output quantum cell f 12-1 And f 12-2 Are respectively marked as (1, 1), (1, 5), the sub-circuit->
The positions of the other quantum cells are respectively marked as (2, 2), (2, 3) and (2, 4);
for sub-circuit
A middle quantum unit cell for selecting the sub-circuit>
Middle input quantum cell i 21-1 And i 21-2 The positions of (1, 2) and (3, 2) are respectively marked; will sub-circuit->
Output quantum cell f 21-1 As (2, 3); sub-circuit->
The positions of the other quantum cells in (a) are respectively marked as (2, 1) and (2, 2);
for sub-circuit
A middle quantum unit cell for selecting the sub-circuit>
Middle input quantum cell i 22-1 And i 22-2 Are respectively marked as(1, 2) and (3, 2); will sub-circuit->
Output quantum cell f 21-1 Is marked as (2, 1); sub-circuit->
The positions of the other quantum cells in (a) are respectively marked as (2, 2) and (2, 3);
for sub-circuit
A middle quantum unit cell for selecting the sub-circuit>
Middle input quantum cell i 31-1 And i 31-2 The positions of (A) and (B) are respectively (2, 1) and (2, 3); will sub-circuit->
The position of the output cell f in (1) is (6, 2); sub-circuit->
The positions of the other quantum cells in (a) are respectively marked as (1, 2), (2, 2), (3, 2) and (5, 2);
5) Sub-circuit for calculating j sub-circuit of i clock area under n time sequence clock
The Euclidean distance between each cell in the sub-circuit is used as the weight between two corresponding cells, so that the jth sub-circuit ^ is obtained>
Is based on the weight matrix->
According to the jth sub-circuit
In the weight matrix>
And the jth sub-circuit->
The input cell and the output cell in (a) are coupled to the jth sub-circuit->
Performing simulation calculation to obtain the jth sub-circuit->
Truth tables of the input cells and the output cells;
in calculating the weight of the interaction between any two cells in the arrangement layout of M × M quantum cells, as shown in fig. 10, the present invention takes the euclidean distance between any two quantum cells as the weight of the interaction between the two quantum cells. The obtained M × M type weight matrix W is shown in FIG. 11;
5 subcircuits according to nano quantum cellular automata
The positions of all the quantum cells and the weight matrix of the sub-circuit are subjected to simulation calculation to obtain 5 sub-circuits
The truth table of the input quantum cell and the output quantum cell of (2) is shown in fig. 12;
6) And obtaining the output value of the nanometer quantum cellular automaton circuit according to the input value of the nanometer quantum cellular automaton circuit and the truth tables of all the sub-circuits, so that the logic function of the nanometer quantum cellular automaton circuit can be obtained according to the input value and the output value of the nanometer quantum cellular automaton circuit.
Input value and subcircuit of automatic machine circuit according to nanometer quantum cellular
The truth table and the sub-circuit of the input quantum cell and the output quantum cell->
As can be seen from the relationship between the input quantum cell and the output quantum cell shown in fig. 13, the truth table of input and output of the nano-quantum cell robot circuit is shown in fig. 14, and thus the logical function of the nano-quantum cell robot circuit can be obtained from the input value and the output value of the nano-quantum cell robot circuit.
The invention is mainly applied to the circuit function verification stage of the circuit design process of the nanometer quantum cellular automata, provides a simple, feasible, universal and efficient circuit simulation method for the circuit design of the nanometer quantum cellular automata, and provides necessary verification means in the circuit design automation technical process of the nanometer quantum cellular automata.
Claims (1)
1. A simulation method of a nanometer quantum cellular robot circuit is characterized by comprising the following steps:
step 1, according to a cellular layout diagram of a nanometer quantum cellular automatic machine circuit, grouping and numbering all cellular in the nanometer quantum cellular automatic machine circuit according to clock regions to obtain J groups of cellular in 4 clock regions under N time sequence clocks, wherein J group of cellular in the ith clock region under any nth time sequence clock is marked as
i∈{0,1,2,3}，n∈[1,N]，j∈[1,J]；
Step 2, for the j group component cell of the ith clock area under the nth time sequence clock
Adding neighboring cells in the (i + 1) th clock area to obtain the jth sub-circuit of the ith clock area under the nth time sequence clock
Step 3, defining the jth sub-circuit
The functional attributes of all the quantum cells include: the device comprises an input quantum cell, an output quantum cell and a conventional quantum cell;
when n =1, the input unit cell of the nanometer quantum unit cell automatic machine circuit is used as the j sub-circuit of the i clock area under the n time sequence clock
The input cell of (1); the jth sub-circuit of the ith clock region under the nth timing clock
The added neighbor cell is used as the jth sub-circuit of the ith clock area under the nth time sequence clock
The output cell of (1); the jth sub-circuit
The rest of the cells are used as conventional cells;
when N = N, the jth sub-circuit of the ith clock zone under the nth timing clock is used
The added neighbor cell is used as the jth sub-circuit of the ith clock area under the nth time sequence clock
The input cell of (1); the output unit cell of the nanometer quantum unit cell automatic machine circuit is used as the jth sub-circuit of the ith clock area under the nth time sequence clock
The output cell of (1); the jth sub-circuit
The rest cells in the cell array are conventional cells;
when n belongs to (1, N), the adjacent unit cell of the i-1 clock area under the nth time sequence clock is taken as the j sub-circuit of the i clock area under the nth time sequence clock
The input cell of (1); the jth sub-circuit of the ith clock region under the nth timing clock
The added neighbor cell is used as the jth sub-circuit of the ith clock area under the nth time sequence clock
The output cell of (1); the jth sub-circuit
The rest of the cells in the cell are conventional cells;
step 4, defining the jth sub-circuit
The position parameter of each unit cell is characterized by a line number x and a column number y, namely any j sub-circuit
The position parameter of the middle(s) th cell is recorded as
Step 5,Sub-circuit for calculating j sub-circuit of i clock area under n time sequence clock
The Euclidean distance between every two cells is used as the weight between two corresponding cells, so as to obtain the jth sub-circuit
Weight matrix of
According to the jth sub-circuit
Weight matrix of
And the jth sub-circuit
The input cell and the output cell in (b) to the jth sub-circuit
Carrying out simulation calculation to obtain the jth sub-circuit
Truth tables of the input cells and the output cells;
and 6, obtaining an output value of the nanometer quantum cellular automaton circuit according to the input value of the nanometer quantum cellular automaton circuit and the truth tables of all the sub-circuits, so that the logic function of the nanometer quantum cellular automaton circuit can be obtained according to the input value and the output value of the nanometer quantum cellular automaton circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910585064.5A CN110287628B (en) | 2019-07-01 | 2019-07-01 | Simulation method of nanometer quantum cellular automatic machine circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910585064.5A CN110287628B (en) | 2019-07-01 | 2019-07-01 | Simulation method of nanometer quantum cellular automatic machine circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN110287628A CN110287628A (en) | 2019-09-27 |
| CN110287628B true CN110287628B (en) | 2023-03-24 |
Family
ID=68021417
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910585064.5A Active CN110287628B (en) | 2019-07-01 | 2019-07-01 | Simulation method of nanometer quantum cellular automatic machine circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110287628B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111221497B (en) * | 2020-01-10 | 2022-04-22 | 宁波大学 | Quantum cellular automata decimal full adder |
| CN117391007A (en) * | 2023-10-23 | 2024-01-12 | 上海合见工业软件集团有限公司 | Method for acquiring truth table of simulation node, electronic equipment and storage medium |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1866464A (en) * | 2005-05-16 | 2006-11-22 | 中国科学院半导体研究所 | Mirror charge effect quantum cellular automation making method |
| US7880496B1 (en) * | 2009-02-09 | 2011-02-01 | University Of South Florida | Conservative logic gate for design of quantum dot cellular automata circuits |
| CN104407835A (en) * | 2014-10-11 | 2015-03-11 | 南京航空航天大学 | Three-dimensional quantum cellular automata adder |
| CN109522671A (en) * | 2018-11-30 | 2019-03-26 | 合肥工业大学 | Two-dimentional timing topology and its design method for Nano quantum cellular automata circuit |
-
2019
- 2019-07-01 CN CN201910585064.5A patent/CN110287628B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1866464A (en) * | 2005-05-16 | 2006-11-22 | 中国科学院半导体研究所 | Mirror charge effect quantum cellular automation making method |
| US7880496B1 (en) * | 2009-02-09 | 2011-02-01 | University Of South Florida | Conservative logic gate for design of quantum dot cellular automata circuits |
| CN104407835A (en) * | 2014-10-11 | 2015-03-11 | 南京航空航天大学 | Three-dimensional quantum cellular automata adder |
| CN109522671A (en) * | 2018-11-30 | 2019-03-26 | 合肥工业大学 | Two-dimentional timing topology and its design method for Nano quantum cellular automata circuit |
Non-Patent Citations (1)
| Title |
|---|
| 量子元胞自动机器件和电路的研究进展;杨晓阔等;《微纳电子技术》;20111215(第12期);全文 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN110287628A (en) | 2019-09-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Chen et al. | Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks | |
| CN109784489A (en) | Convolutional neural networks IP kernel based on FPGA | |
| Ullah et al. | Hybrid partitioned SRAM-based ternary content addressable memory | |
| CN110287628B (en) | Simulation method of nanometer quantum cellular automatic machine circuit | |
| Taha et al. | Memristor crossbar based multicore neuromorphic processors | |
| Gealow et al. | A pixel-parallel image processor using logic pitch-matched to dynamic memory | |
| Ibrahim et al. | On the reliability of majority gates full adders | |
| Radakovits et al. | A memristive multiplier using semi-serial imply-based adder | |
| Kianpour et al. | A conventional design and simulation for CLB implementation of an FPGA quantum-dot cellular automata | |
| Bermak et al. | A compact 3D VLSI classifier using bagging threshold network ensembles | |
| Garofalo et al. | A heterogeneous in-memory computing cluster for flexible end-to-end inference of real-world deep neural networks | |
| Rahman et al. | Methodology and design of a massively parallel memristive stateful IMPLY logic-based reconfigurable architecture | |
| Sutradhar et al. | Look-up-table based processing-in-memory architecture with programmable precision-scaling for deep learning applications | |
| Kianpour et al. | A conventional design for CLB implementation of a FPGA in quantum-dot cellular automata (QCA) | |
| Wang et al. | TAICHI: A tiled architecture for in-memory computing and heterogeneous integration | |
| Kitamura et al. | AI Chips on Things for Sustainable Society: A 28-nm CMOS, fully spin-to-spin connected 512-spin, multi-spin-thread, folded halved-interaction circuits method, annealing processing chip | |
| Lin et al. | A high-speed low-cost CNN inference accelerator for depthwise separable convolution | |
| Lu et al. | An energy-efficient 3D cross-ring accelerator with 3D-SRAM cubes for hybrid deep neural networks | |
| Dean et al. | A VLSI design for neuromorphic computing | |
| Lin et al. | High utilization energy-aware real-time inference deep convolutional neural network accelerator | |
| Colleman et al. | COAC: Cross-Layer Optimization of Accelerator Configurability for Efficient CNN Processing | |
| Choi et al. | VLSI processor of parallel genetic algorithm | |
| Chen et al. | A survey of intelligent chip design research based on spiking neural networks | |
| CN110489814B (en) | Method for assisting chip layout planning by extracting data stream from code | |
| Wang et al. | A 40-nm CMOS Multifunctional Computing-in-Memory (CIM) Using Single-Ended Disturb-Free 7T 1-Kb SRAM |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |