CN110265448B - Display panel and display device - Google Patents
Display panel and display device Download PDFInfo
- Publication number
- CN110265448B CN110265448B CN201910547363.XA CN201910547363A CN110265448B CN 110265448 B CN110265448 B CN 110265448B CN 201910547363 A CN201910547363 A CN 201910547363A CN 110265448 B CN110265448 B CN 110265448B
- Authority
- CN
- China
- Prior art keywords
- auxiliary
- main
- level
- display area
- display panel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09F—DISPLAYING; ADVERTISING; SIGNS; LABELS OR NAME-PLATES; SEALS
- G09F9/00—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements
- G09F9/30—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements in which the desired character or characters are formed by combining individual elements
- G09F9/33—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements in which the desired character or characters are formed by combining individual elements being semiconductor devices, e.g. diodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/131—Interconnections, e.g. wiring lines or terminals
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/60—OLEDs integrated with inorganic light-sensitive elements, e.g. with inorganic solar cells or inorganic photodiodes
- H10K59/65—OLEDs integrated with inorganic image sensors
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Life Sciences & Earth Sciences (AREA)
- Sustainable Development (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Electroluminescent Light Sources (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The invention provides a display panel, which comprises a main display area, a fan-out area and an auxiliary display area, wherein the number of pixel units in each unit area in the auxiliary display area is different from that of the pixel units in each unit area in the main display area, the display panel comprises a main high-level signal line and an auxiliary high-level signal line, the auxiliary high-level signal line comprises an auxiliary high-level supply line arranged in the auxiliary display area and an auxiliary high-level connecting line arranged in the main display area, the auxiliary high-level supply line is electrically connected with the auxiliary high-level connecting line and is arranged in different layers, the fan-out area can supply an auxiliary high-level reference signal to the auxiliary display area through the auxiliary high-level signal line, so that the independent control of the brightness of a part of the display panel for arranging an auxiliary module under a camera and the like is realized, and further avoids the brightness difference caused by the difference of the resolution of the main display area and the auxiliary display area.
Description
Technical Field
The present invention relates to the field of display technologies, and in particular, to a display panel and a display device including the display panel.
Background
As display technology develops, additional components on the display panel increase. For example, the most common accessory component is a camera. In order to increase the screen occupation ratio, components such as a camera are arranged in a display area of a display screen. However, the display brightness of the part provided with the camera is often lower than that of other parts, which reduces the user experience.
Disclosure of Invention
The present invention is directed to a display panel capable of solving a problem of a luminance difference between a local transparent display area of a low resolution on a display screen and a normal display area.
To achieve the above object, as one aspect of the present invention, there is provided a display panel including a main display region, a fan-out region in which a fan-out circuit is disposed, and an auxiliary display region in which the number of pixel cells per unit area is different from the number of pixel cells per unit area in the main display region,
the display panel comprises a main high-level signal line and an auxiliary high-level signal line insulated from the main high-level signal line, a fan-out circuit of the fan-out area is used for providing auxiliary high-level reference signals for pixel units in the auxiliary display area through the auxiliary high-level signal line, the fan-out circuit is also used for providing main high-level reference signals for the pixel units in the main display area through the main high-level signal line, the main high-level reference signals are signals required for driving the pixel units in the main display area, the auxiliary high-level reference signals are signals required for driving the pixel units in the auxiliary display area, and the main high-level reference signals are different from the auxiliary high-level reference signal in potential.
Preferably, the auxiliary display area is disposed on a side of the main display area away from the fan-out area, the auxiliary high-level signal line includes an auxiliary high-level supply line disposed in the auxiliary display area and an auxiliary high-level connection line disposed in the main display area, the auxiliary high-level supply line is electrically connected to the auxiliary high-level connection line and disposed in different layers, so that the fan-out circuit of the fan-out area is configured to provide an auxiliary high-level reference signal to each pixel unit in the auxiliary display area through the auxiliary high-level signal line, and the main high-level signal line is disposed in the main display area.
Preferably, the auxiliary high-level supply line is disposed in the same layer as a predetermined conductive functional layer of the display panel.
Preferably, the auxiliary high-level supply line is disposed in the same layer as the main high-level signal line.
Preferably, the number of pixel units per unit area in the auxiliary display region is smaller than the number of pixel units per unit area in the main display region, and the area of the auxiliary display region is smaller than the area of the main display region.
Preferably, the display panel is an organic light emitting diode display panel, the display panel includes a cathode, the cathode includes an auxiliary cathode and a main cathode, the auxiliary cathode is disposed in the auxiliary display area, the main cathode is disposed in the main display area, the auxiliary cathode is insulated from the main cathode, and the main cathode is used for providing a main low-level reference signal required for driving a pixel unit of the main display area to the main display area; the auxiliary cathode is used for providing an auxiliary low-level reference signal required for driving the pixel units of the auxiliary display area to the auxiliary display area, and the potential of the auxiliary low-level reference signal is different from that of the main low-level reference signal.
Preferably, the display panel further includes a main low-level signal line and an auxiliary low-level signal line, the fan-out circuit of the fan-out section supplies the main low-level reference signal to the main cathode plate through the main low-level signal line, and the fan-out circuit of the fan-out section supplies the auxiliary low-level reference signal to the auxiliary cathode through the auxiliary low-level signal line.
Preferably, the auxiliary low-level signal line includes an auxiliary low-level connection line disposed in the main display area and an auxiliary low-level supply line disposed in the auxiliary display area, the auxiliary low-level supply line and the main low-level signal line are disposed in the same layer in an insulating manner, the auxiliary low-level connection line and the main low-level signal line are disposed in different layers, and the auxiliary low-level connection line and the auxiliary low-level supply line are electrically connected.
Preferably, the auxiliary low-level supply line is disposed in the same layer as the main low-level signal line.
Preferably, the main low-level signal line and the auxiliary low-level connection line overlap at a front projection position on the display panel.
Preferably, the display panel includes an active layer and a light shielding layer, the light shielding layer is disposed on a side of the active layer away from the light emitting surface of the display panel, and the auxiliary high-level connection line and the light shielding layer are disposed on the same layer.
Preferably, the main display area includes a main pixel area and two main edge areas located at two sides of the main pixel area, the two main edge areas are arranged along a first direction, the fan-out area, the main pixel area and the auxiliary display area are arranged along a second direction, the first direction is perpendicular to the second direction, and the auxiliary high-level connection line is arranged in the main edge areas.
Preferably, the predetermined conductive function layer comprises a source drain electrode layer; alternatively, the predetermined conductive function layer comprises a gate layer.
As a second aspect of the present invention, there is provided a display device comprising a display panel and an auxiliary module, wherein the display panel is the display panel of the first aspect, and the auxiliary module is disposed at a position corresponding to the auxiliary display area.
Preferably, the display panel is the display panel in which the number of pixel units per unit area in the auxiliary display area is smaller than the number of pixel units per unit area in the main display area, and the auxiliary module includes a camera.
Drawings
The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification, illustrate embodiments of the invention and together with the description serve to explain the principles of the invention and not to limit the invention. In the drawings:
FIG. 1 is a schematic diagram of one embodiment of a display panel provided by the present invention;
FIG. 2 is a schematic diagram of an embodiment of an arrangement of pixel units in a display panel according to the present invention;
FIG. 3 is a diagram of one embodiment of a pixel circuit in a display panel according to the present invention;
FIG. 4 is a schematic diagram of another embodiment of a display panel provided in the present invention;
FIG. 5 is a schematic diagram of another embodiment of a display panel provided in the present invention;
fig. 6 is a schematic diagram of a display device provided by the present invention.
Description of the reference numerals
A1: main display area a 2: fan-out area
A3: auxiliary display area D10: auxiliary high level signal line
D11: auxiliary high supply line D12: auxiliary high-level connecting line
D20: main high-level signal line 100: main cathode
200: auxiliary cathode S10: main low level signal line
S20: auxiliary low-level signal line S21: auxiliary low-level connecting line
S22: auxiliary low-level supply line 10: auxiliary module
Detailed Description
The following detailed description of embodiments of the invention refers to the accompanying drawings. It should be understood that the detailed description and specific examples, while indicating the present invention, are given by way of illustration and explanation only, not limitation.
The inventors of the present invention have repeatedly studied and found that the reason why the display luminance of the portion of the display panel where the camera is provided is lower than the display luminance of the other portion of the display panel is that the density of the pixel units of the portion of the display panel where the camera is provided is lower than the density of the pixel units of the other portion of the display panel. However, the high level voltage for driving the area of the display panel where the pixel density is low is the same as the high level voltage for driving the area of the display panel where the pixel density is high. For an area with low pixel unit density, the area to be illuminated by one pixel unit is relatively large; for areas where the pixel cell density is high, the area that one pixel cell needs to illuminate is relatively small. This is equivalent to two rooms of the same area, one room having 5W lamps and the other room having 5W lamps, and obviously the brightness of the room having two lamps is higher than that of the room having one lamp. Accordingly, if the voltages of the pixel cells in different regions are the same and the densities of the pixel cells in different regions are different, the luminance of the region having a low pixel cell density is lower than that of the region having a high pixel cell density.
In view of this, as a first aspect of the present invention, as shown in fig. 1, there is provided a display panel including a main display area a1, a Fan-out area (Fan-out) a2, and an auxiliary display area A3, a Fan-out circuit (Fan-out circuits) being provided in the Fan-out area a2, and the number of pixel cells per unit area in the auxiliary display area A3 is different from the number of pixel cells per unit area in the main display area a 1.
The display panel includes a main high-level signal line D20 and an auxiliary high-level signal line D10 insulated from the main high-level signal line D20, the fan-out circuit of the fan-out area a2 is used to provide an auxiliary high-level reference voltage signal VDD1 to the pixel cells in the auxiliary display area A3 through the auxiliary high-level signal line D10, and the fan-out circuit of the fan-out area a2 is also used to provide a main high-level reference voltage signal VDD2 to the pixel cells in the main display area a1 through the main high-level signal line S20.
The main high-level reference signal is a signal required for driving the pixel unit of the main display area, the auxiliary high-level reference signal is a signal required for driving the pixel unit of the auxiliary display area, and the main high-level reference signal and the auxiliary high-level reference signal are different in potential.
In the display panel provided by the invention, high-level signals are respectively provided for the display areas with different resolutions through different signal lines, so that the high-level voltage received by the pixel units in the auxiliary display area A3 is different from the high-level voltage received by the pixel units in the main display area a 1. Specifically, the high level voltage supplied to the region of one of the main display region a1 and the sub display region having a low resolution is higher than the high level voltage supplied to the region of one of the main display region a1 and the sub display region having a high resolution, so that it is possible to achieve uniform correspondence of the luminance of the main display region a1 and the luminance of the auxiliary display region A3 when the display panel is driven to emit light, and to improve the display effect.
As one embodiment of the present invention, as shown in fig. 1, the auxiliary display area A3 is disposed at a side of the main display area a1 away from the fan-out area a 2. In order to implement a narrow bezel, it is preferable that the auxiliary high-level signal line D10 includes an auxiliary high-level supply line D11 disposed at the auxiliary display area A3 and an auxiliary high-level connection line D12 disposed at the main display area a1, and the auxiliary high-level supply line D11 is electrically connected to the auxiliary high-level connection line D12 and disposed in different layers, so that the fan-out circuit of the fan-out area a2 can supply the auxiliary high-level reference signal VDD1 to each pixel cell in the auxiliary display area A3 through the auxiliary high-level signal line D10.
To simplify the structure, the main high-level signal line D20 is disposed in the main display area a 1.
In order to simplify the manufacturing process of the display panel, it is preferable that the auxiliary high-level supply line D11 be disposed in the same layer as a predetermined conductive functional layer of the display panel.
The predetermined conductive function layer refers to a layer in the display panel, wherein one layer includes a conductive element. For example, the predetermined conductive function layer may be a source/drain layer, or may be a gate layer. The conductive elements in the source and drain layers are the source and drain electrodes of the thin film transistor, and the conductive elements in the grid layer are the grid electrode of the thin film transistor. As described above, the arrangement of the auxiliary high-level supply line D11 in the same layer as the predetermined conductive functional layer has an advantage in that the auxiliary high-level supply line D11 can be simultaneously formed when the predetermined conductive functional layer is formed, so that the process of manufacturing the display panel can be simplified.
Preferably, the auxiliary high-level supply line D11 is disposed at the same level as the main high-level signal line D20. That is, the main high-level signal line D20 is also located in the predetermined conductive function layer. The auxiliary high-level supply line D11 and the main high-level signal line D20 are disposed in the same layer, and the auxiliary high-level supply line D11 and the main high-level signal line D20 can be formed in the same patterning process, so that the process of manufacturing the display panel can be simplified.
As a specific embodiment of the present invention, the number of pixel cells per unit area in the auxiliary display region A3 is smaller than the number of pixel cells per unit area in the main display region a1, and the area of the auxiliary display region A3 is smaller than the area of the main display region a 1. As can be seen from fig. 1, the auxiliary display area A3 is located at an edge portion of the entire display panel, and therefore, the auxiliary display area A3 is more suitable for providing an off-screen auxiliary module such as a camera. Since the area of the auxiliary display area a3 with low resolution is small, the overall resolution of the display panel is not greatly affected.
As shown in fig. 2, when the sub-screen auxiliary module is disposed in the auxiliary display area A3, in order to reduce the influence of the pixel circuit configuration in the auxiliary display area A3 on the activities of the sub-screen auxiliary module such as photographing, the resolution of the auxiliary display area A3 is set smaller than that of the main display area a 1. That is, the density of the red pixel cell R3 in the auxiliary display area A3, the green pixel cell G3 in the auxiliary display area A3, and the blue pixel cell B3 in the auxiliary display area A3 is lower than the density of the red pixel cell R1 in the main display area a1, the green pixel cell G1 in the main display area a1, and the blue pixel cell B1 in the main display area a 1. Thereby reducing the density of the structures such as metal wires and electrodes above the auxiliary module under the screen, and finally reducing the influence of the pixel circuit structure in the auxiliary display area a3 on the auxiliary module under the screen.
Likewise, when the sub-screen auxiliary module is disposed in the main display area a1, the resolution of the main display area a1 should also be set to be smaller than the resolution of the auxiliary display area A3.
When the display panel is an Organic Light-Emitting Diode (OLED) display panel, the display panel may include a plurality of gate lines and a plurality of data lines, the plurality of gate lines and the plurality of data lines are arranged in a crossing manner to divide a display area of the display panel into a plurality of pixel units, and each pixel unit is provided with a pixel circuit therein. Fig. 3 shows a circuit structure of the pixel circuit:
the pixel circuit includes a first transistor T1, a second transistor T2, a third transistor T3, a fourth transistor T4, a fifth transistor T5, a sixth transistor T6, a seventh transistor T7, and an organic light emitting diode OLED, and the connection relationship between the transistors and the organic light emitting diode is shown in fig. 3. Data represents a signal on a Data line connected with the current pixel unit, Gate represents a signal on a grid line connected with the current pixel unit, and Gate n-1 represents a signal on a grid line connected with the pixel unit in the previous row. VDD is the high level reference signal VDD corresponding to the area of the display panel where the pixel cell is located, for example, the pixel cells in the auxiliary display area a3 in the present invention receive the auxiliary high level reference signal VDD 1. VSS represents the low level reference signal received by the pixel cell. VDataI.e. the voltage on the data line corresponding to the pixel cell. VinitRepresenting the level signal on the initial voltage terminal.
When the display panel is an organic light emitting diode display panel, the display panel includes a cathode. To better achieve independent brightness control of the main display area a1 and the auxiliary display area A3, preferably, the cathodes may include a main cathode 100 and an auxiliary cathode 200, the main cathode 100 is disposed in the main display area a1, the auxiliary cathode 200 is disposed in the auxiliary display area A3, the main cathode 100 is spaced apart from the auxiliary cathode 200, and the main cathode 100 is used to provide the main display area a1 with a main low-level reference signal VSS1 required to drive the pixel cells of the main display area a 1; the auxiliary cathode 200 serves to supply the auxiliary display area A3 with the auxiliary low-level reference signal VSS2 required to drive the pixel cells of the auxiliary display area A3, the level of the auxiliary low-level reference signal VSS2 being different from the level of the main low-level reference signal VSS 1.
In the prior art, the cathode in the oled display panel is a full-surface electrode, and as shown in fig. 1, each pixel unit receives the same low-level reference signal VSS through the same low-level reference signal line S0. The cathode is divided into the main cathode 100 and the auxiliary cathode 200 which are independent from each other, so that the main display area A1 and the auxiliary display area A3 respectively receive different low-level reference signals VSS, and the efficiency of respectively and independently controlling the brightness of the main display area A1 and the brightness of the auxiliary display area A3 is improved. And when the resolution of the auxiliary display area A3 is less than the resolution of the main display area a1, the auxiliary low-level reference signal VSS2 is set lower than the main low-level reference signal VSS1, so that the potential difference between the anode and the cathode of the organic light emitting diode in the auxiliary display area A3 is further increased, and the brightness of the auxiliary display area A3 is improved.
To realize the supply of the low-level reference signal to the main cathode 100 and the auxiliary cathode 200, it is preferable that the display panel further includes a main low-level signal line S10 and an auxiliary low-level signal line S20, the fan-out circuit of the fan-out area a2 supplies the main low-level reference signal VSS1 to the main cathode 100 board through the main low-level signal line S10, and the fan-out circuit of the fan-out area a2 supplies the auxiliary low-level reference signal VSS2 to the auxiliary cathode 200 through the auxiliary low-level signal line S20.
In order to realize a display panel with a narrow bezel, it is preferable that the auxiliary low-level signal line S20 include an auxiliary low-level connection line S21 disposed in the main display area a1 and an auxiliary low-level supply line S22 disposed in the auxiliary display area A3, the auxiliary low-level supply line S22 is disposed in the same layer as the main low-level signal line S10 in an insulating manner, the auxiliary low-level connection line S21 is disposed in a different layer from the main low-level signal line S10, and the auxiliary low-level connection line S21 is electrically connected to the auxiliary low-level supply line S22, as shown in fig. 5.
The auxiliary low-level connecting line S21 is arranged in a different layer from the main low-level signal line S10, so that the part of the auxiliary low-level signal line S20 arranged in the main display area A1 is not likely to cross the part of the main low-level signal line S10 in the main display area A1, the part of the auxiliary low-level signal line S20 arranged in the main display area A1 is not required to be arranged around the main low-level signal line S10, and the narrow frame of the display panel is realized.
In order to simplify the circuit configuration, it is preferable that the auxiliary low-level supply line S22 be provided at the same level as the main low-level signal line S10. The auxiliary low-level signal line S22 and the main low-level signal line S10 are arranged in the same layer, so that the auxiliary low-level signal line S22 and the main low-level signal line S10 can be formed in the same step of patterning process, elements (such as electrodes) or structures (such as through holes) connected between the auxiliary low-level signal line S22 and the main low-level signal line S10 and pixel units are consistent in manufacture, and the manufacturing process is simplified.
In order to prevent the active layer of the thin film transistor from aging, a Light Shield (LS) is disposed on a side of the active layer away from the Light emitting surface of the oled display panel. In order to avoid the problem of short circuit caused by the intersection of the auxiliary low-level connection line S21 and the existing lines in the display panel, it is preferable that the auxiliary low-level connection line S21 is provided in the same layer as the light-shielding layer, an interlayer insulating layer is provided between the light-shielding layer and the predetermined conductive functional layer, and the auxiliary low-level supply line S22 and the auxiliary low-level connection line S21 are electrically connected by a via hole penetrating through the interlayer insulating layer.
The auxiliary low-level connection line S21 is arranged in the light shielding layer with less lines, so that the problem that the auxiliary low-level connection line S21 crosses the existing lines in the display panel to generate extra problems is avoided.
In order to maintain the frame width of the display panel, it is further preferable that the main low-level signal line S10 overlap with the auxiliary low-level connection line S21 at an orthographic projection position on the display panel, as shown in fig. 5. The main low-level signal line S10 and the auxiliary low-level connecting line S21 are overlapped at the orthographic projection position of the display panel, so that the newly added auxiliary low-level connecting line S21 does not cause the frame width of the display panel to be increased.
In fig. 5, that is, in the case where the main low-level signal line S10 and the auxiliary low-level connection line S21 overlap at the front projection position on the display panel, the broken line of the auxiliary low-level connection line S21 projected in the main display area a1 is completely blocked by the main low-level signal line S10.
In order to avoid the influence of the electric field generated by the auxiliary high-level connection line D12 on the pixel unit, preferably, the main display area a1 includes a main pixel area and two main edge areas located at two sides of the main pixel area, two of the main edge areas are arranged along a first direction, the fan-out area a2 is arranged along a second direction of the main pixel area and the auxiliary display area A3, the first direction is perpendicular to the second direction, and the auxiliary high-level connection line D12 is disposed at the main edge area.
In order to avoid increasing the width of the display panel, it is further preferable that the projection of the portion of the auxiliary high-level connection line D12 in the main display area a1 on the display panel coincides with the projection of the main high-level signal line D20 on the display panel.
The present invention does not specifically limit the predetermined conductive functional layer, for example: when the display panel is an organic light emitting diode display panel, preferably, the predetermined conductive function layer includes a Source Drain electrode layer (SD, Source Drain); or the predetermined conductive function layer comprises a gate layer.
The film layer where the auxiliary high-level connection line D12 is located is not particularly limited, as long as the auxiliary high-level connection line D12 is prevented from affecting the circuit of the film layer where the auxiliary high-level connection line D12 is located, while the auxiliary high-level connection line D12 and the auxiliary high-level supply line D11 are ensured to be insulated. For example, when the display panel is the organic light emitting diode display panel including the active layer and the light shielding layer as described above, it is preferable that the auxiliary high-level connection line D12 is disposed in the same layer as the light shielding layer, an interlayer insulating layer is disposed between the light shielding layer and the predetermined conductive functional layer, and the auxiliary high-level supply line D11 and the auxiliary high-level connection line D12 are electrically connected by a via penetrating the interlayer insulating layer.
The auxiliary high-level connecting line D12 is arranged in the light shielding layer with fewer lines, so that the problem that the auxiliary high-level connecting line D12 crosses the existing lines in the display panel to generate extra problems is avoided.
The present invention is not particularly limited as to how the auxiliary high level supply line D11 supplies the auxiliary high level reference signal VDD1 to the auxiliary display area A3 and how the main high level signal line D20 supplies the main high level reference signal VDD2 to the main display area a 1. For example, as shown in fig. 1, the auxiliary high-level signal line D10 may further include a plurality of auxiliary pixel connection lines (a plurality of thin lines connected to the auxiliary high-level supply line D11 in fig. 1) corresponding one-to-one to the respective columns of pixel cells in the auxiliary display area A3 for electrically connecting the auxiliary high-level supply line D11 to the respective columns of pixel cells in the auxiliary display area A3; the main high-level signal line D20 includes a main high-level signal line body (an enlarged portion of the main high-level signal line D20 in fig. 1) and a plurality of main pixel connection lines, which are in one-to-one correspondence with the respective columns of pixel cells in the main display area a1, for electrically connecting the main high-level signal line body with the respective columns of pixel cells in the main display area a 1.
As a second aspect of the present invention, as shown in fig. 6, there is also provided a display device including a display panel as described in the previous embodiment and an auxiliary module 10, the auxiliary module 10 being disposed at a position corresponding to the auxiliary display area a 3.
The auxiliary module 10 is a functional module disposed in the light-emitting surface of the display panel, and is configured to obtain external information, such as an external image, brightness, gesture movement, color change, and the like, while the display panel realizes a display function.
The present invention does not specifically limit the structure and function of the auxiliary module 10, for example, when the display panel is a display panel having a smaller number of pixel cells per unit area in the auxiliary display area A3 than in the main display area a1, as shown in fig. 6, the auxiliary module 10 preferably includes a camera.
The auxiliary module 10 includes a camera and is disposed in the auxiliary display area A3, and the resolution of the auxiliary display area A3 is set to be smaller than that of the main display area a1, so that the influence of the pixel circuit structure in the auxiliary display area A3 on the activities of photographing and the like of the sub-screen auxiliary module is reduced.
It will be understood that the above embodiments are merely exemplary embodiments taken to illustrate the principles of the present invention, which is not limited thereto. It will be apparent to those skilled in the art that various modifications and improvements can be made without departing from the spirit and substance of the invention, and these modifications and improvements are also considered to be within the scope of the invention.
Claims (14)
1. A display panel comprising a main display area, a fan-out area in which a fan-out circuit is arranged, and an auxiliary display area in which the number of pixel cells per unit area is different from the number of pixel cells per unit area in the main display area,
the display panel comprises a main high-level signal line and an auxiliary high-level signal line insulated from the main high-level signal line, the fan-out circuit of the fan-out area is used for providing auxiliary high-level reference signals for pixel units in the auxiliary display area through the auxiliary high-level signal line, the fan-out circuit is also used for providing main high-level reference signals for the pixel units in the main display area through the main high-level signal line, the main high-level reference signals are signals required for driving the pixel units of the main display area, the auxiliary high-level reference signals are signals required for driving the pixel units of the auxiliary display area, and the main high-level reference signals and the auxiliary high-level reference signals are different in potential,
the display panel is an organic light emitting diode display panel, the display panel comprises a cathode, the cathode comprises an auxiliary cathode and a main cathode, the auxiliary cathode is arranged in the auxiliary display area, the main cathode is arranged in the main display area, the auxiliary cathode and the main cathode are insulated and spaced, and the main cathode is used for providing a main low-level reference signal required by driving a pixel unit of the main display area for the main display area; the auxiliary cathode is used for providing an auxiliary low-level reference signal required for driving the pixel units of the auxiliary display area to the auxiliary display area, and the potential of the auxiliary low-level reference signal is different from that of the main low-level reference signal.
2. The display panel of claim 1, wherein the auxiliary display area is disposed on a side of the main display area away from the fan-out area, the auxiliary high-level signal lines include auxiliary high-level supply lines disposed in the auxiliary display area and auxiliary high-level connection lines disposed in the main display area, the auxiliary high-level supply lines are electrically connected to the auxiliary high-level connection lines and are disposed in different layers, so that the fan-out circuit of the fan-out area is configured to provide an auxiliary high-level reference signal to each pixel unit in the auxiliary display area through the auxiliary high-level signal lines, and the main high-level signal lines are disposed in the main display area.
3. The display panel according to claim 2, wherein the auxiliary high-level supply line is provided in the same layer as a predetermined conductive functional layer of the display panel.
4. The display panel according to claim 2 or 3, wherein the auxiliary high-level supply line is provided in the same layer as the main high-level signal line.
5. The display panel according to any one of claims 1 to 3, wherein the number of pixel cells per unit area in the auxiliary display region is smaller than the number of pixel cells per unit area in the main display region, and the area of the auxiliary display region is smaller than the area of the main display region.
6. The display panel of any one of claims 1 to 3, wherein the display panel further comprises a main low level signal line and an auxiliary low level signal line, wherein the fan-out circuit of the fan-out section provides the main low level reference signal to the main cathode plate through the main low level signal line, and wherein the fan-out circuit of the fan-out section provides the auxiliary low level reference signal to the auxiliary cathode through the auxiliary low level signal line.
7. The display panel according to claim 6, wherein the auxiliary low-level signal lines include an auxiliary low-level connection line disposed in the main display region and an auxiliary low-level supply line disposed in the auxiliary display region, the auxiliary low-level supply line being insulated from the main low-level signal line in the same layer, the auxiliary low-level connection line being disposed in a different layer from the main low-level signal line, the auxiliary low-level connection line being electrically connected to the auxiliary low-level supply line.
8. The display panel according to claim 7, wherein the auxiliary low-level supply line is disposed in the same layer as the main low-level signal line.
9. The display panel according to claim 7, wherein the main low-level signal line overlaps with the auxiliary low-level connection line at a front projection position on the display panel.
10. The display panel according to any one of claims 1 to 3, wherein the display panel comprises an active layer and a light shielding layer, the light shielding layer is disposed on a side of the active layer away from a light emitting surface of the display panel, and the auxiliary high-level connection line is disposed on the same layer as the light shielding layer.
11. The display panel according to claim 2 or 3, wherein the main display region includes a main pixel region and two main edge regions on both sides of the main pixel region, the two main edge regions are arranged in a first direction, the fan-out region, the main pixel region, and the auxiliary display region are arranged in a second direction, the first direction is perpendicular to the second direction, and the auxiliary high-level connection line is disposed in the main edge regions.
12. The display panel according to claim 3, wherein the predetermined conductive function layer comprises a source drain electrode layer; alternatively, the first and second electrodes may be,
the predetermined conductive function layer includes a gate layer.
13. A display device comprising a display panel according to any one of claims 1 to 12 and an auxiliary module disposed at a position corresponding to the auxiliary display area.
14. The display device of claim 13, wherein the auxiliary module comprises a camera.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910547363.XA CN110265448B (en) | 2019-06-24 | 2019-06-24 | Display panel and display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910547363.XA CN110265448B (en) | 2019-06-24 | 2019-06-24 | Display panel and display device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN110265448A CN110265448A (en) | 2019-09-20 |
| CN110265448B true CN110265448B (en) | 2021-11-02 |
Family
ID=67920619
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910547363.XA Active CN110265448B (en) | 2019-06-24 | 2019-06-24 | Display panel and display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110265448B (en) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110828529B (en) * | 2019-11-22 | 2021-05-04 | 昆山国显光电有限公司 | Display device and display panel thereof |
| CN111445847B (en) * | 2020-04-16 | 2022-04-08 | 昆山国显光电有限公司 | Display panel, display device, reference voltage value determination method and device |
| CN114883375A (en) | 2020-06-30 | 2022-08-09 | 京东方科技集团股份有限公司 | Display substrate and display device |
| JP2022021645A (en) * | 2020-07-22 | 2022-02-03 | 武漢天馬微電子有限公司 | Display |
| WO2023122874A1 (en) * | 2021-12-27 | 2023-07-06 | 京东方科技集团股份有限公司 | Display panel and display apparatus |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108010942A (en) * | 2017-11-28 | 2018-05-08 | 武汉天马微电子有限公司 | A kind of organic electroluminescence display panel and organic light-emitting display device |
| CN109377874A (en) * | 2018-12-21 | 2019-02-22 | 上海中航光电子有限公司 | Display panel and display device |
| CN109413238A (en) * | 2018-11-16 | 2019-03-01 | Oppo广东移动通信有限公司 | Electronic device and its control method and control device |
| CN109461412A (en) * | 2018-12-26 | 2019-03-12 | 武汉天马微电子有限公司 | A kind of organic light emitting display panel and organic light-emitting display device |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR102471194B1 (en) * | 2017-08-16 | 2022-11-24 | 엘지디스플레이 주식회사 | Display device |
-
2019
- 2019-06-24 CN CN201910547363.XA patent/CN110265448B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108010942A (en) * | 2017-11-28 | 2018-05-08 | 武汉天马微电子有限公司 | A kind of organic electroluminescence display panel and organic light-emitting display device |
| CN109413238A (en) * | 2018-11-16 | 2019-03-01 | Oppo广东移动通信有限公司 | Electronic device and its control method and control device |
| CN109377874A (en) * | 2018-12-21 | 2019-02-22 | 上海中航光电子有限公司 | Display panel and display device |
| CN109461412A (en) * | 2018-12-26 | 2019-03-12 | 武汉天马微电子有限公司 | A kind of organic light emitting display panel and organic light-emitting display device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN110265448A (en) | 2019-09-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110265448B (en) | Display panel and display device | |
| CN106782416B (en) | Display panel and display device | |
| US10347659B2 (en) | Display panel, electroluminescent display panel, and display device | |
| CN113383382B (en) | Array substrate, display panel, spliced display panel and display driving method | |
| CN107742636B (en) | Display panel and display device | |
| CN109524445B (en) | Display panel and display device | |
| US6633270B2 (en) | Display device | |
| CN111584757B (en) | Display mother board and manufacturing method of display substrate | |
| KR100804859B1 (en) | Display and array substrate | |
| CN108154842B (en) | Organic light-emitting display panel and electronic equipment | |
| CN110634922A (en) | Display panel and display device | |
| JP3733582B2 (en) | EL display device | |
| CN113823671B (en) | Display panel and display device | |
| KR20230157517A (en) | Display panels and display equipment | |
| US20050243032A1 (en) | Power line layout for electroluminescent display | |
| US11551610B2 (en) | Display and driving method | |
| CN110164940B (en) | Organic light emitting display panel and display device | |
| CN111403468A (en) | Display panel and display device | |
| JP2004184530A (en) | Electro-optical device, active matrix substrate, and electronic apparatus | |
| CN117178319A (en) | Display substrate, display panel and display device | |
| CN113299232A (en) | Display panel, driving method thereof and display device | |
| CN115104186A (en) | Display substrate, display panel and display device | |
| CN216793203U (en) | Display panel and display device | |
| US20240145491A1 (en) | Array substrate, display panel and display device | |
| EP4080576A1 (en) | Display device, display panel, and fabrication method therefor |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |