CN110233105A - A kind of preparation method and structure of the adjustable SiC based hemts structure of warpage - Google Patents

A kind of preparation method and structure of the adjustable SiC based hemts structure of warpage Download PDF

Info

Publication number
CN110233105A
CN110233105A CN201910534581.XA CN201910534581A CN110233105A CN 110233105 A CN110233105 A CN 110233105A CN 201910534581 A CN201910534581 A CN 201910534581A CN 110233105 A CN110233105 A CN 110233105A
Authority
CN
China
Prior art keywords
buffer layer
layer
sic
adjustable
preparation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201910534581.XA
Other languages
Chinese (zh)
Other versions
CN110233105B (en
Inventor
李仕强
王东盛
李亦衡
张葶葶
朱廷刚
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
JIANGSU NENGHUA MICROELECTRONIC TECHNOLOGY DEVELOPMENT Co Ltd
Original Assignee
JIANGSU NENGHUA MICROELECTRONIC TECHNOLOGY DEVELOPMENT Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by JIANGSU NENGHUA MICROELECTRONIC TECHNOLOGY DEVELOPMENT Co Ltd filed Critical JIANGSU NENGHUA MICROELECTRONIC TECHNOLOGY DEVELOPMENT Co Ltd
Priority to CN201910534581.XA priority Critical patent/CN110233105B/en
Publication of CN110233105A publication Critical patent/CN110233105A/en
Application granted granted Critical
Publication of CN110233105B publication Critical patent/CN110233105B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0684Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66446Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET]
    • H01L29/66462Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET] with a heterojunction interface channel or gate, e.g. HFET, HIGFET, SISFET, HJFET, HEMT
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/778Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H01L29/7786Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
    • H01L29/7787Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT with wide bandgap charge-carrier supplying layer, e.g. direct single heterostructure MODFET

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Junction Field-Effect Transistors (AREA)

Abstract

The present invention relates to a kind of preparation methods of the adjustable SiC based hemts structure of warpage, including growing first buffer layer on SiC base substrate, second buffer layer is grown in the first buffer layer, barrier layer is grown in the second buffer layer, it is characterized by: before the first buffer layer growth second buffer layer, AlGaN insert layer is grown in the first buffer layer, the second buffer layer is grown in the AlGaN insert layer, the growth thickness of the AlGaN insert layer is 5 ~ 100nm, the component of Al is 5% ~ 50% in the AlGaN insert layer.The flexible control that the present invention is successfully realized SiC based hemts epitaxial warping by introducing AlGaN insert layer can flexibly realize a wide range of enhancing by controlling thickness or the Al component of AlGaN or weaken the stress of SiC based hemts extension.

Description

A kind of preparation method and structure of the adjustable SiC based hemts structure of warpage
Technical field
The present invention relates to semiconductor fields, more particularly to a kind of preparation method of the adjustable SiC based hemts structure of warpage And structure.
Background technique
HEMT (High Electron Mobility Transistor, high electron mobility transistor) is a kind of heterogeneous Junction field effect transistor is widely used in various electric appliances.HEMT epitaxial structure is the basis for preparing HEMT device, when previous Kind of HEMT epitaxial structure includes substrate and successively grow such as nucleating layer, buffer layer, barrier layer, cap rock on substrate, wherein Substrate can be silicon carbide substrates, Sapphire Substrate or monocrystalline substrate etc..
There are many methods, such as debugging bottom buffer etc. for the warpage control of SiC base hetero-epitaxy in the industry at present, still These method control ranges are limited, inflexible.
Summary of the invention
It is an object of the present invention to provide a kind of preparation methods of the adjustable SiC based hemts structure of warpage.
In order to achieve the above objectives, the technical solution adopted by the present invention is that:
A kind of preparation method of the adjustable SiC based hemts structure of warpage, including on SiC base substrate grow first buffer layer, Second buffer layer is grown in the first buffer layer, grows barrier layer in the second buffer layer, it is characterised in that: Before the first buffer layer growth second buffer layer, AlGaN insert layer is grown in the first buffer layer, The second buffer layer is grown in the AlGaN insert layer, and the growth thickness of the AlGaN insert layer is 5 ~ 100nm, the component of Al is 5% ~ 50% in the AlGaN insert layer.
Preferably, the warpage is>-10um and when<10um, the growth thickness of the AlGaN insert layer is 5 ~ 100nm, the component of Al is 5% ~ 50% in the AlGaN insert layer.
Preferably, which includes:
The SiC base substrate is toasted 5-10 minutes under 1000 DEG C -1200 DEG C of H2 atmosphere,
1000 DEG C ~ 1100 DEG C at a temperature of be passed through ammonia, TMAl: it is slow that described first is grown on the SiC base substrate Layer is rushed,
1000 DEG C ~ 1100 DEG C at a temperature of simultaneously be passed through ammonia, TMGa and TMAl: grown in the first buffer layer The AlGaN insert layer,
1000 DEG C ~ 1100 DEG C at a temperature of be passed through ammonia, TMGa: described second is grown in the AlGaN insert layer Buffer layer,
1000 DEG C ~ 1100 DEG C at a temperature of simultaneously be passed through ammonia, TMGa and TMAl: grown in the second buffer layer The barrier layer.
It is further preferred that the first buffer layer uses AlN buffer layer, the second buffer layer is slow using GaN Rush layer.
It is further preferred that the thickness of the first buffer layer is in 20-200nm;The thickness of the second buffer layer In 1-2um.
It is further preferred that the barrier layer is HEMT barrier layer.
It is further preferred that the thickness of the barrier layer is in 20-30nm.
Preferably, the SiC base substrate is the face Si SiC substrate.
Preferably, the SiC base substrate is semi-insulating or N-shaped SiC substrate.
Preferably, the size of the SiC base substrate is 2-6 cuns.
It is a further object to provide a kind of adjustable SiC based hemts structures of warpage.
In order to achieve the above objectives, the technical solution adopted by the present invention is that:
A kind of adjustable SiC based hemts structure of warpage, is made by the preparation method.
Since above-mentioned technical proposal is used, the present invention has following advantages and effect compared with prior art:
The flexible control that the present invention is successfully realized SiC based hemts epitaxial warping by introducing AlGaN insert layer, can pass through control The thickness or Al component of AlGaN processed flexibly realizes a wide range of enhancing or weaken the stress of SiC based hemts extension.
Specific embodiment
Technical solution of the present invention will be clearly and completely described below, it is clear that described embodiment is this hair Bright a part of the embodiment, instead of all the embodiments.Based on the embodiments of the present invention, those of ordinary skill in the art are not having Every other embodiment obtained under the premise of creative work is made, shall fall within the protection scope of the present invention.
In the description of the present invention, it should be noted that term " center ", "upper", "lower", "left", "right", "vertical", The orientation or positional relationship of the instructions such as "horizontal", "inner", "outside", is merely for convenience of description of the present invention and simplification of the description, without It is that the device of indication or suggestion meaning or element must have a particular orientation, be constructed and operated in a specific orientation, therefore not It can be interpreted as limitation of the present invention.In addition, term " first ", " second ", " third " are used for description purposes only, and cannot understand For indication or suggestion relative importance.
In the description of the present invention, it should be noted that unless otherwise clearly defined and limited, term " installation ", " phase Even ", " connection " shall be understood in a broad sense, for example, it may be being fixedly connected, may be a detachable connection, or be integrally connected;It can To be mechanical connection, it is also possible to be electrically connected;It can be directly connected, can also can be indirectly connected through an intermediary Connection inside two elements.For the ordinary skill in the art, above-mentioned term can be understood at this with concrete condition Concrete meaning in invention.
A kind of preparation method of the adjustable SiC based hemts structure of warpage, comprising the following steps:
S1: the selection face Si SiC substrate is semi-insulating or N-shaped SiC substrate, and SiC substrate is 2 cun, 3 cun, 4 cun, 6 cun, and SiC is served as a contrast H of the bottom at 1000 DEG C -1200 DEG C2It is toasted 5-10 minutes under atmosphere,
S2: 1000 DEG C ~ 1100 DEG C at a temperature of be passed through ammonia, TMAl: growing AIN buffer layer on sic substrates, AlN buffering The thickness of layer in 20-200nm, such as 60nm, 120nm, 180nm,
S3: 1000 DEG C ~ 1100 DEG C at a temperature of simultaneously be passed through ammonia, TMGa and TMAl: grown on AlN buffer layer AlGaN insert layer,
S4: 1000 DEG C ~ 1100 DEG C at a temperature of be passed through ammonia, TMGa: grow GaN buffer layer in AlGaN insert layer, GaN is slow The thickness of layer is rushed in 1-2um, such as 1 um, 1.5 um, 2 um,
S5: 1000 DEG C ~ 1100 DEG C at a temperature of simultaneously be passed through ammonia, TMGa and TMAl: grow potential barrier on GaN buffer layer Layer, barrier layer is AlGaN layer of the thickness in 20-30nm, such as 20nm, 25nm, 30nm, and obtains required HEMT structure.
Wherein: in S3, the thickness of AlGaN insert layer, the component of Al require to be adjusted according to different warpages, Shown in table specific as follows:
Embodiment One Two Three Four Five
Warpage needed for structure 5um >±5um >±5um <±5um <±5um
AlGaN insert layer thickness 10nm 10nm 5nm-10nm 10nm 10nm-50nm
Al component 20% 5%-20% 20% 20%-30% 20%
In addition, being easy to crack when the thickness of AlGaN insert layer is greater than 500nm-1000nm first, this be may result in The unstable quality of extension product;Secondly the growth of AlGaN insert layer is thicker, and cost is naturally higher, this is for later volume production And need to optimize;Last AlGaN insert layer is so easy cleaning there is no GaN layer, thus AlGaN insert layer it is too thick for How much the cleaning of subsequent graphite plate can bring some troubles.
The above embodiments merely illustrate the technical concept and features of the present invention, and its object is to allow person skilled in the art Scholar cans understand the content of the present invention and implement it accordingly, and it is not intended to limit the scope of the present invention.It is all according to the present invention Equivalent change or modification made by Spirit Essence, should be covered by the protection scope of the present invention.

Claims (10)

1. a kind of preparation method of the adjustable SiC based hemts structure of warpage, including grow on SiC base substrate first buffer layer, Second buffer layer is grown in the first buffer layer, grows barrier layer in the second buffer layer, it is characterised in that: Before the first buffer layer growth second buffer layer, AlGaN insertion is grown in the first buffer layer Layer, the second buffer layer are grown in the AlGaN insert layer, and the growth thickness of the AlGaN insert layer is 5 ~ 100nm, the component of Al is 5% ~ 50% in the AlGaN insert layer.
2. a kind of preparation method of the adjustable SiC based hemts structure of warpage according to claim 1, it is characterised in that: when The warpage is>-10um and when<10um, the growth thickness of the AlGaN insert layer is 5 ~ 100nm, described The component of Al is 5% ~ 50% in AlGaN insert layer.
3. a kind of preparation method of the adjustable SiC based hemts structure of warpage according to claim 1, it is characterised in that: should Preparation method includes:
H by the SiC base substrate at 1000 DEG C -1200 DEG C2It is toasted 5-10 minutes under atmosphere,
1000 DEG C ~ 1100 DEG C at a temperature of be passed through ammonia, TMAl: it is slow that described first is grown on the SiC base substrate Layer is rushed,
1000 DEG C ~ 1100 DEG C at a temperature of simultaneously be passed through ammonia, TMGa and TMAl: grown in the first buffer layer The AlGaN insert layer,
1000 DEG C ~ 1100 DEG C at a temperature of be passed through ammonia, TMGa: described second is grown in the AlGaN insert layer Buffer layer,
1000 DEG C ~ 1100 DEG C at a temperature of simultaneously be passed through ammonia, TMGa and TMAl: grown in the second buffer layer The barrier layer.
4. a kind of preparation method of the adjustable SiC based hemts structure of warpage according to claim 3, it is characterised in that: institute The first buffer layer stated uses AlN buffer layer, and the second buffer layer uses GaN buffer layer.
5. a kind of preparation method of the adjustable SiC based hemts structure of warpage according to claim 3, it is characterised in that: institute The thickness for the first buffer layer stated is in 20-200nm;The thickness of the second buffer layer is in 1-2um.
6. a kind of preparation method of the adjustable SiC based hemts structure of warpage according to claim 3, it is characterised in that: institute The barrier layer stated is HEMT barrier layer.
7. a kind of preparation method of the adjustable SiC based hemts structure of warpage according to claim 3, it is characterised in that: institute The thickness for the barrier layer stated is in 20-30nm.
8. a kind of preparation method of the adjustable SiC based hemts structure of warpage according to claim 1, it is characterised in that: institute The SiC base substrate stated is the face Si SiC substrate.
9. a kind of preparation method of the adjustable SiC based hemts structure of warpage according to claim 1, it is characterised in that: institute The SiC base substrate stated is semi-insulating or N-shaped SiC substrate.
10. a kind of adjustable SiC based hemts structure of warpage, it is characterised in that: it is as described in any one of claim 1 to 9 Preparation method be made.
CN201910534581.XA 2019-06-20 2019-06-20 Preparation method and structure of warpage-adjustable SiC-based HEMT structure Active CN110233105B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201910534581.XA CN110233105B (en) 2019-06-20 2019-06-20 Preparation method and structure of warpage-adjustable SiC-based HEMT structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201910534581.XA CN110233105B (en) 2019-06-20 2019-06-20 Preparation method and structure of warpage-adjustable SiC-based HEMT structure

Publications (2)

Publication Number Publication Date
CN110233105A true CN110233105A (en) 2019-09-13
CN110233105B CN110233105B (en) 2022-07-08

Family

ID=67856890

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910534581.XA Active CN110233105B (en) 2019-06-20 2019-06-20 Preparation method and structure of warpage-adjustable SiC-based HEMT structure

Country Status (1)

Country Link
CN (1) CN110233105B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113725330A (en) * 2021-08-10 2021-11-30 广州市众拓光电科技有限公司 Silicon-based LED epitaxial structure and preparation method and application thereof

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002261024A (en) * 2001-02-28 2002-09-13 Hitachi Cable Ltd Nitride semiconductor epitaxial wafer and its manufacturing method, and semiconductor device
JP2005005723A (en) * 2004-06-25 2005-01-06 Hitachi Cable Ltd Method for manufacturing nitride semiconductor epitaxial wafer and nitride semiconductor epitaxial wafer
CN1825539A (en) * 2005-02-22 2006-08-30 中国科学院半导体研究所 Method for growing non-crack III family nitride on silicon substrate
JP2009231561A (en) * 2008-03-24 2009-10-08 Nippon Telegr & Teleph Corp <Ntt> Nitride semiconductor crystal thin film and its manufacturing method, and semiconductor device and method of manufacturing the same
WO2016039178A1 (en) * 2014-09-10 2016-03-17 シャープ株式会社 Nitride semiconductor multilayer structure, and electronic device including same
CN107004579A (en) * 2014-11-25 2017-08-01 三垦电气株式会社 Epitaxial wafer, semiconductor element, the manufacture method of the manufacture method of epitaxial wafer and semiconductor element
CN107845565A (en) * 2017-09-22 2018-03-27 叶顺闵 One kind improves gallium nitride device electron mobility and epitaxial layer quality method
CN109103099A (en) * 2017-06-21 2018-12-28 英飞凌科技奥地利有限公司 Method for controlling wafer bow in III-V type semiconductor device

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002261024A (en) * 2001-02-28 2002-09-13 Hitachi Cable Ltd Nitride semiconductor epitaxial wafer and its manufacturing method, and semiconductor device
JP2005005723A (en) * 2004-06-25 2005-01-06 Hitachi Cable Ltd Method for manufacturing nitride semiconductor epitaxial wafer and nitride semiconductor epitaxial wafer
CN1825539A (en) * 2005-02-22 2006-08-30 中国科学院半导体研究所 Method for growing non-crack III family nitride on silicon substrate
JP2009231561A (en) * 2008-03-24 2009-10-08 Nippon Telegr & Teleph Corp <Ntt> Nitride semiconductor crystal thin film and its manufacturing method, and semiconductor device and method of manufacturing the same
WO2016039178A1 (en) * 2014-09-10 2016-03-17 シャープ株式会社 Nitride semiconductor multilayer structure, and electronic device including same
CN107004579A (en) * 2014-11-25 2017-08-01 三垦电气株式会社 Epitaxial wafer, semiconductor element, the manufacture method of the manufacture method of epitaxial wafer and semiconductor element
CN109103099A (en) * 2017-06-21 2018-12-28 英飞凌科技奥地利有限公司 Method for controlling wafer bow in III-V type semiconductor device
CN107845565A (en) * 2017-09-22 2018-03-27 叶顺闵 One kind improves gallium nitride device electron mobility and epitaxial layer quality method

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113725330A (en) * 2021-08-10 2021-11-30 广州市众拓光电科技有限公司 Silicon-based LED epitaxial structure and preparation method and application thereof

Also Published As

Publication number Publication date
CN110233105B (en) 2022-07-08

Similar Documents

Publication Publication Date Title
TWI323943B (en) Highly uniform group iii nitride epitaxial layers on 100 millimeter diameter silicon carbide substrates
US8710511B2 (en) AIN buffer N-polar GaN HEMT profile
US7626217B2 (en) Composite substrates of conductive and insulating or semi-insulating group III-nitrides for group III-nitride devices
US8592292B2 (en) Growth of multi-layer group III-nitride buffers on large-area silicon substrates and other substrates
JP2023081467A (en) Group iii nitride material lamination body
CN101140947A (en) Gallium nitride radical heterojunction field effect transistor structure and method for making the same
CN103066103A (en) Substrate breakdown voltage improvement method for group III-nitride on silicon substrate
EP1054442A3 (en) Method for growing epitaxial group III nitride compound semiconductors on silicon
CN108352412A (en) Parasitic channel in III-nitride material semiconductor structure mitigates
CN104600109A (en) High pressure resistant nitride semiconductor epitaxial structure and growing method thereof
CN102832124A (en) Method of manufacturing nitride semiconductor device
JP2009049121A (en) Heterojunction type field effect transistor and production method thereof
CN104091759B (en) A kind of Sapphire Substrate AlN epitaxial layers HEMT growing method
US20140167058A1 (en) Compositionally graded nitride-based high electron mobility transistor
CN110233105A (en) A kind of preparation method and structure of the adjustable SiC based hemts structure of warpage
US11552171B2 (en) Method for fabricating semiconductor structure including the substrate structure
CN104465720A (en) Semiconductor epitaxial structure and growth method thereof
CN116646248A (en) Epitaxial wafer preparation method, epitaxial wafer thereof and high-electron mobility transistor
Storm et al. Homoepitaxial growth of GaN and AlGaN/GaN heterostructures by molecular beam epitaxy on freestanding HVPE gallium nitride for electronic device applications
CN110164766A (en) A kind of gallium nitride device and preparation method thereof based on diamond substrate
CN105679650A (en) Method for preparing high-mobility AlGaN/GaN electronic power device on Si substrate
CN108155224A (en) Gallium nitride epitaxial slice, epitaxy method and gallium nitride based transistor
CN109599437A (en) High electron mobility transistor and preparation method thereof based on InGaN double channel heterojunction structure
CN104319233B (en) InN/LT AlN combined stresses discharge buffer layer technique in a kind of MOCVD
CN110957354B (en) Silicon heavily-doped gallium nitride heteroepitaxy material structure and stress control method

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant