CN110223973B - Electronic device and method of manufacturing or operating an electronic device - Google Patents
Electronic device and method of manufacturing or operating an electronic device Download PDFInfo
- Publication number
- CN110223973B CN110223973B CN201910136766.5A CN201910136766A CN110223973B CN 110223973 B CN110223973 B CN 110223973B CN 201910136766 A CN201910136766 A CN 201910136766A CN 110223973 B CN110223973 B CN 110223973B
- Authority
- CN
- China
- Prior art keywords
- functional circuit
- circuit
- thermal
- electronic device
- cryogenic liquid
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 19
- 239000007788 liquid Substances 0.000 claims abstract description 93
- 239000000758 substrate Substances 0.000 claims abstract description 64
- 239000004065 semiconductor Substances 0.000 claims abstract description 35
- 238000000034 method Methods 0.000 claims abstract description 34
- 238000012545 processing Methods 0.000 claims description 11
- 238000010438 heat treatment Methods 0.000 claims description 10
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 claims description 8
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 8
- 239000011810 insulating material Substances 0.000 claims description 8
- 230000008878 coupling Effects 0.000 claims description 7
- 238000010168 coupling process Methods 0.000 claims description 7
- 238000005859 coupling reaction Methods 0.000 claims description 7
- 238000013500 data storage Methods 0.000 claims description 6
- 230000008569 process Effects 0.000 claims description 5
- 229910052786 argon Inorganic materials 0.000 claims description 4
- 239000001307 helium Substances 0.000 claims description 4
- 229910052734 helium Inorganic materials 0.000 claims description 4
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 claims description 4
- 229910052757 nitrogen Inorganic materials 0.000 claims description 4
- 238000012546 transfer Methods 0.000 claims description 4
- 238000009835 boiling Methods 0.000 claims description 3
- 230000002093 peripheral effect Effects 0.000 claims description 2
- 238000001816 cooling Methods 0.000 description 21
- 238000005516 engineering process Methods 0.000 description 16
- 230000008901 benefit Effects 0.000 description 11
- 230000007246 mechanism Effects 0.000 description 11
- 230000006870 function Effects 0.000 description 8
- 238000007726 management method Methods 0.000 description 5
- 230000009977 dual effect Effects 0.000 description 4
- 239000007789 gas Substances 0.000 description 4
- 239000012212 insulator Substances 0.000 description 4
- 238000003860 storage Methods 0.000 description 4
- 239000000463 material Substances 0.000 description 3
- 239000002470 thermal conductor Substances 0.000 description 3
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 3
- 239000004020 conductor Substances 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000010292 electrical insulation Methods 0.000 description 2
- 230000001105 regulatory effect Effects 0.000 description 2
- FYYHWMGAXLPEAU-UHFFFAOYSA-N Magnesium Chemical compound [Mg] FYYHWMGAXLPEAU-UHFFFAOYSA-N 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 230000000712 assembly Effects 0.000 description 1
- 238000000429 assembly Methods 0.000 description 1
- 238000000231 atomic layer deposition Methods 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 238000003384 imaging method Methods 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 229910052749 magnesium Inorganic materials 0.000 description 1
- 239000011777 magnesium Substances 0.000 description 1
- 230000005055 memory storage Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 238000005240 physical vapour deposition Methods 0.000 description 1
- 238000001020 plasma etching Methods 0.000 description 1
- 230000037452 priming Effects 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 238000004528 spin coating Methods 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/46—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements involving the transfer of heat by flowing fluids
- H01L23/473—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements involving the transfer of heat by flowing fluids by flowing liquids
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K7/00—Constructional details common to different types of electric apparatus
- H05K7/20—Modifications to facilitate cooling, ventilating, or heating
- H05K7/2029—Modifications to facilitate cooling, ventilating, or heating using a liquid coolant with phase change in electronic enclosures
- H05K7/20372—Cryogenic cooling; Nitrogen liquid cooling
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/44—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements the complete device being wholly immersed in a fluid other than air
- H01L23/445—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements the complete device being wholly immersed in a fluid other than air the fluid being a liquefied gas, e.g. in a cryogenic vessel
-
- F—MECHANICAL ENGINEERING; LIGHTING; HEATING; WEAPONS; BLASTING
- F25—REFRIGERATION OR COOLING; COMBINED HEATING AND REFRIGERATION SYSTEMS; HEAT PUMP SYSTEMS; MANUFACTURE OR STORAGE OF ICE; LIQUEFACTION SOLIDIFICATION OF GASES
- F25D—REFRIGERATORS; COLD ROOMS; ICE-BOXES; COOLING OR FREEZING APPARATUS NOT OTHERWISE PROVIDED FOR
- F25D19/00—Arrangement or mounting of refrigeration units with respect to devices or objects to be refrigerated, e.g. infrared detectors
- F25D19/006—Thermal coupling structure or interface
-
- F—MECHANICAL ENGINEERING; LIGHTING; HEATING; WEAPONS; BLASTING
- F25—REFRIGERATION OR COOLING; COMBINED HEATING AND REFRIGERATION SYSTEMS; HEAT PUMP SYSTEMS; MANUFACTURE OR STORAGE OF ICE; LIQUEFACTION SOLIDIFICATION OF GASES
- F25D—REFRIGERATORS; COLD ROOMS; ICE-BOXES; COOLING OR FREEZING APPARATUS NOT OTHERWISE PROVIDED FOR
- F25D29/00—Arrangement or mounting of control or safety devices
- F25D29/001—Arrangement or mounting of control or safety devices for cryogenic fluid systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/16—Constructional details or arrangements
- G06F1/20—Cooling means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
- H01F6/00—Superconducting magnets; Superconducting coils
- H01F6/04—Cooling
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K7/00—Constructional details common to different types of electric apparatus
- H05K7/14—Mounting supporting structure in casing or on frame or rack
- H05K7/1462—Mounting supporting structure in casing or on frame or rack for programmable logic controllers [PLC] for automation or industrial process control
- H05K7/1464—Functional units accommodated in the same PLC module housing
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K7/00—Constructional details common to different types of electric apparatus
- H05K7/20—Modifications to facilitate cooling, ventilating, or heating
- H05K7/2039—Modifications to facilitate cooling, ventilating, or heating characterised by the heat transfer by conduction from the heat generating element to a dissipating body
- H05K7/20436—Inner thermal coupling elements in heat dissipating housings, e.g. protrusions or depressions integrally formed in the housing
-
- F—MECHANICAL ENGINEERING; LIGHTING; HEATING; WEAPONS; BLASTING
- F28—HEAT EXCHANGE IN GENERAL
- F28F—DETAILS OF HEAT-EXCHANGE AND HEAT-TRANSFER APPARATUS, OF GENERAL APPLICATION
- F28F13/00—Arrangements for modifying heat-transfer, e.g. increasing, decreasing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/16—Constructional details or arrangements
- G06F1/20—Cooling means
- G06F1/206—Cooling means comprising thermal management
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K7/00—Constructional details common to different types of electric apparatus
- H05K7/20—Modifications to facilitate cooling, ventilating, or heating
- H05K7/20709—Modifications to facilitate cooling, ventilating, or heating for server racks or cabinets; for data centers, e.g. 19-inch computer racks
- H05K7/20836—Thermal management, e.g. server temperature control
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Thermal Sciences (AREA)
- Power Engineering (AREA)
- General Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Computer Hardware Design (AREA)
- Chemical & Material Sciences (AREA)
- Combustion & Propulsion (AREA)
- Mechanical Engineering (AREA)
- Theoretical Computer Science (AREA)
- Automation & Control Theory (AREA)
- Human Computer Interaction (AREA)
- Cooling Or The Like Of Electrical Apparatus (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Abstract
The present application relates to electronic devices and methods of manufacturing or operating electronic devices. A semiconductor device includes: a substrate; a first functional circuit attached to the substrate; a first thermal loop attached to the substrate configured to utilize a cryogenic liquid to cool the first functional circuit; a second functional circuit attached to the substrate; and a second thermal loop attached to the substrate configured to cool the second functional circuit without using the cryogenic liquid.
Description
RELATED APPLICATIONS
The present application contains the subject matter of U.S. patent application entitled "ELECTRONIC device with package-level thermal REGULATOR mechanism" and ASSOCIATED systems, devices, and METHODS (ELECTRONIC DEVICE WITH A PACKAGE-LEVEL THERMAL REGULATOR MECHANISM AND ASSOCIATED SYSTEMS, DEVICES, AND METHODS) directed to Mark Tuttle simultaneous delivery. Related applications are assigned to magnesium phototechnology limited (Micron Technology, inc.) and are identified by docket No. 010829-9249.Us 00. The subject matter of which is incorporated herein by reference.
Technical Field
The present technology relates to electronic devices, and in particular, to electronic devices having card-level temperature adjustment mechanisms.
Background
Electronic devices, such as card-level devices, typically include one or more semiconductor devices or components mounted on another structure, such as a Printed Circuit Board (PCB). For example, an electronic device may include a die or die package (e.g., a processor, memory chip, etc.) that includes functional features, such as for a memory unit, a processor circuit and an imager device, and interconnects electrically connected to the functional features.
Different parts/circuits/devices within an electronic device may behave in different ways at different temperatures. For example, at higher temperatures, the electronic device may experience data errors (e.g., during operation) and/or structural failures (e.g., exacerbated by device operation or independent of device operation). Generally, operating an electronic device at a lower temperature may allow for faster operation and/or better performance (e.g., reduced noise). However, at very low (e.g., low temperature) operating temperatures, some electronic devices may experience other undesirable effects, including performance degradation and/or structural failure (e.g., due in part to thermal gradients between the heat-generating features of the device and other portions of the device).
Disclosure of Invention
In one aspect, the present application provides an electronic device comprising: a substrate; a first functional circuit attached to the substrate; a first thermal loop configured to utilize a cryogenic liquid to cool a first functional circuit; a second functional circuit attached to the substrate; and a second thermal loop configured to cool the second functional circuit without using a cryogenic liquid.
In another aspect, the present application provides a method of manufacturing an electronic device, comprising: providing a printed circuit board; attaching a first functional circuit to the printed circuit board, the first functional circuit configured to process data; attaching a second functional circuit to the printed circuit board, the second functional circuit configured to store data; thermally coupling a first thermal loop to a first functional circuit, the first functional circuit configured to utilize a cryogenic liquid to cool the first functional circuit; and thermally coupling a second thermal loop to the second functional circuit, the second thermal loop configured to cool the second functional circuit without using a cryogenic liquid.
In another aspect, the present application provides a method of manufacturing an electronic device, comprising: providing a printed circuit board; attaching a first functional circuit to the printed circuit board, the first functional circuit configured to process data; providing a second functional circuit including a heating element therein, wherein the second functional circuit is configured to store data; attaching a second functional circuit to the printed circuit board; and immersing the printed circuit board, the first functional circuit, and the second functional circuit in a cryogenic liquid to cool the first functional circuit to a cryogenic temperature, wherein the heating element is configured to heat the second functional circuit to a non-cryogenic temperature.
In another aspect, the present application provides a method of operating an electronic device, comprising: processing data using a first functional circuit and a second functional circuit, wherein the first functional circuit is a logic circuit and the second functional circuit is a data storage circuit; managing a first operating temperature using a cryogenic liquid for the first functional circuit; and managing a second operating temperature for the second functional circuit, wherein the second operating temperature is a non-cryogenic temperature.
Drawings
Fig. 1 is a cross-sectional view of an electronic device in accordance with an embodiment of the present technology.
Fig. 2 is a cross-sectional view of an electronic device in accordance with another embodiment of the present technology.
Fig. 3A is a cross-sectional view of an electronic device along line 3-3 in fig. 3B in accordance with another embodiment of the present technique.
Fig. 3B is a top view of the electronic device of fig. 3A in accordance with another embodiment of the present technique.
FIG. 4 is a flowchart illustrating an example method of manufacturing an electronic device in accordance with an embodiment of the present technology.
FIG. 5 is a flowchart illustrating another example method of manufacturing an electronic device in accordance with an embodiment of the present technology.
FIG. 6 is a flowchart illustrating an example method of operating an electronic device in accordance with an embodiment of the present technology.
FIG. 7 is a block diagram illustrating a system incorporating an electronic device in accordance with an embodiment of the present technology.
Detailed Description
The technology disclosed herein relates to electronic devices (e.g., card-level devices having one or more semiconductor devices thereon), systems including electronic devices, and related methods for manufacturing and operating electronic devices and systems. The term "semiconductor device" generally refers to a solid state device comprising one or more semiconductor materials. Examples of semiconductor devices include logic devices, memory devices, imagers, diodes, and the like. Furthermore, the term "semiconductor device" may refer to a finished device or an assembly or other structure at various stages of processing prior to becoming a finished device. Depending on the context in which it is used, the term "substrate" may refer to a structure that supports an electronic component (e.g., a die), such as a wafer level substrate, or to a singulated die level substrate, another die for die stacking or 3DI applications, or a PCB. Those of skill in the art will recognize that the appropriate steps of the methods described herein may be performed at the wafer level, at the die level, at the package level, or at the card level. Furthermore, conventional semiconductor fabrication techniques may be used to form the structures disclosed herein unless the context indicates otherwise. For example, the material may be deposited using chemical vapor deposition, physical vapor deposition, atomic layer deposition, spin coating, and/or other suitable techniques. Similarly, the material may be removed using plasma etching, wet etching, chemical-mechanical planarization, or other suitable techniques, for example.
Various embodiments of the present technology are described below in the context of regulating an operating temperature of an electronic device. For example, an electronic device may include one or more temperature controlled components (e.g., heating elements, such as die-level heaters, package-level heaters, and/or card-level heaters, cooling devices, etc.) to maintain the temperature of a particular component (e.g., a corresponding operating temperature) at a different temperature.
In some examples, one device or system may include components or subsystems (e.g., logic die) that benefit from lower (e.g., cryogenic) operating temperatures, along with other components or subsystems (e.g., memory die) that benefit from relatively higher operating temperatures. For such devices, the overall device or system may implement a plurality of temperature regulation components (e.g., a first thermal regulator for reducing the operating temperature to at or near a low temperature level and a second thermal regulator for maintaining the operating temperature between the low temperature level and ambient temperature).
In some embodiments, the electronic device may include one or more heating elements (e.g., resistors configured to increase thermal energy independent of circuit/signal contributions) on or embedded within the semiconductor die, substrate, package, PCB, or combination thereof. For example, the first thermal regulator may include a low temperature liquid cooling circuit configured to cool a circuit (e.g., a logic circuit, such as a central processing unit), and the second thermal regulator may include a liquid (e.g., non-low temperature) cooling circuit or an air cooling circuit configured to cool a second circuit (e.g., a memory circuit, such as a dual in-line memory module (DIMM)). Also, for example, the first thermal regulator may include a cryobath for the overall device/system, and the second thermal regulator may include a heating element (e.g., a die-level or package-level heater).
As used herein, the terms "vertical," "lateral," "upper," and "lower" may refer to the relative directions or positions of features in a semiconductor die assembly in view of the orientations shown in the figures. For example, "upper" or "uppermost" may refer to a feature that is positioned closer to the top of the page than another feature. However, these terms should be broadly construed to include semiconductor devices having other orientations, such as inverted or tilted orientations, wherein top/bottom, above/below, up/down, and left/right sides are interchangeable depending on the orientation.
Fig. 1 is a cross-sectional view of an electronic device 100 (e.g., a circuit assembly including a semiconductor die assembly or package, such as a 3DI device or die stack package) in accordance with an embodiment of the present technology. The electronic device 100 may include a circuit substrate 102 (e.g., a PCB) for supporting and/or electrically connecting (e.g., using traces and/or wires on the circuit substrate 102 or traces and/or wires integral to the circuit substrate 102) electronic components (e.g., processors, memory, passive or analog devices, etc.). For example, the electronic device 100 may include a first functional circuit 104 and a second functional circuit 106 attached to a circuit substrate 102.
The electronic device 100 may include components configured to perform different functions. For example, the first functional circuit 104 may include a semiconductor device (e.g., a semiconductor die or package) configured to perform logic manipulation/computation (e.g., for a device including one or more logic dies, such as a processor, central Processing Unit (CPU), etc.). The second functional circuitry 106 may include one or more semiconductor devices 108 (e.g., non-volatile memory, such as magnetic storage devices or flash memory devices, and/or volatile memory, such as Random Access Memory (RAM)) attached to one or more component substrates 110. The second functional circuit 106 may be configured to store data and provide access to previously stored data. In some embodiments, the second functional circuit 106 may include one or more dual in-line memory modules (DIMMs).
Based on the different configurations/functions of the components, the electronic device 100 may include components having different target operating temperatures. For example, the first functional circuit 104 (e.g., including a logic die) may benefit from a lower (e.g., low temperature) operating temperature. The second functional circuit 106 (e.g., a memory device) may benefit from a higher operating temperature than the first functional circuit 104. In some embodiments, the target operating temperature of the second functional circuit 106 may be in a range above the cryogenic temperature and up to at most ambient temperature or about ambient temperature.
Accordingly, the electronic device 100 may include components/circuitry configured to regulate/manage the operating temperature of one or more components thereon. For example, the electronic device 100 may include: a first thermal loop 120 configured to regulate/manage a first operating temperature 126 of the first functional circuit 104; and a second thermal loop 140 configured to regulate/manage a second operating temperature 146 of the second functional circuit 106.
In some embodiments, the first thermal loop 120 may be configured to cool the first functional circuit 104 and/or maintain the first operating temperature 126 at or near a cryogenic temperature. For example, the first thermal circuit 120 may include a cryogenic liquid cooling circuit that includes or utilizes (e.g., circulates) a cryogenic liquid 122 (e.g., in liquid form of argon, helium, nitrogen, etc.) thermally coupled to the first functional circuit 104 (e.g., by a thermal conductor of the first thermal circuit configured to remove thermal energy from the first functional circuit 104). The cryogenic liquid 122 may correspond to a boiling point at or below minus 150 degrees celsius, or a boiling point at or below minus 180 degrees celsius (e.g., cryogenic level).
The cryogenic liquid 122 may be contained within the enclosure 124 and physically separated (e.g., without direct contact) from the first thermal circuit 120. The casing 124 may directly contact or attach (e.g., using thermally conductive mechanical fasteners or adhesives) to the first functional circuitry 104 (e.g., at a surface thereof opposite the circuit substrate 102). The enclosure 124 may include thermally conductive structures configured to transfer thermal energy away from the first thermal circuit 120 (e.g., through direct contact, attachment mechanisms, thermal synchronization, or different heat transfer mechanisms thermally coupled to the first functional circuit 104 and the cryogenic liquid 122).
In some embodiments, the second thermal loop 140 may be configured to cool the second functional circuit 106 for maintaining the second operating temperature 146 above the cryogenic temperature. For example, the second thermal circuit 140 may include a circuit that does not use a cryogenic liquid, such as an air cooling circuit or a liquid cooling circuit that utilizes a non-cryogenic liquid (e.g., water).
Separate cooling circuits (e.g., a first thermal circuit 120 containing/utilizing the cryogenic liquid 122 and a second thermal circuit 140 separate from the first thermal circuit 120) may improve the efficiency of the electronic device 100. The first thermal circuit 120 may maintain the first operating temperature 126 at or near a low temperature and the second thermal circuit 140 may maintain the second operating temperature 146 at a different temperature above the low temperature level. Accordingly, the electronic device 100 may maintain different operating temperatures for the first functional circuit 104 and the second functional circuit 106 corresponding to improved performance of the corresponding circuits. In addition, a separate cooling circuit may allow the electronic device 100 to implement or utilize devices that improve performance at extremely low temperatures (e.g., for supercomputers) along with other relatively inexpensive or readily available support devices (e.g., memory modules).
For brevity, certain aspects of the cooling system are not shown. However, those skilled in the art will understand that the electronic device 100 will include or operate with other components or devices. For example, the first thermal loop 120, the second thermal loop 140, or a combination thereof may further include or be operably coupled to a monitoring circuit that senses an operating temperature of the target device (e.g., the first operating temperature 126 or the second operating temperature 146), a compressor to cool the liquid, a pump to circulate the liquid, a fan, a control circuit that operates different components or devices in the cooling loop (e.g., for adjusting the operating temperature), and so forth.
Fig. 2 is a cross-sectional view of an electronic device 200 (e.g., a circuit assembly including a semiconductor die assembly or package, such as a 3DI device or die stack package) in accordance with another embodiment of the present technology. The electronic device 200 may include a circuit substrate 202 (e.g., a PCB) for supporting and/or electrically connecting (e.g., using traces and/or wires on the circuit substrate 202 or traces and/or wires integral to the circuit substrate 202) electronic components (e.g., processors, memory, passive or analog devices, etc.). For example, the electronic device 200 may include a first functional circuit 204 and a second functional circuit 206 attached to a circuit substrate 202.
The electronic device 200 may include components configured to perform different functions. For example, the first functional circuit 204 may include a semiconductor device (e.g., a semiconductor die or package) configured to perform logic manipulation/computation (e.g., for a device including one or more logic dies, such as a processor, central Processing Unit (CPU), etc.). The second functional circuitry 206 may include one or more semiconductor devices 208 (e.g., non-volatile memory, such as magnetic storage devices or flash memory devices, and/or volatile memory, such as Random Access Memory (RAM)) attached to one or more component substrates 210. The second functional circuitry 206 may be configured to store data and provide access to previously stored data. In some embodiments, the second functional circuit 206 may include one or more dual in-line memory modules (DIMMs).
In some embodiments, the component may include a component cover 212. The component cover 212 (e.g., a housing or enclosure) may enclose or encapsulate the circuit, the component, a portion thereof, or a combination thereof in a corresponding device. As illustrated in fig. 2, some of the second functional circuits (e.g., DIMMs) may include a component cover 212 covering the semiconductor device 208, the component substrate 210, a portion thereof, or a combination thereof. The component cover 212 may physically separate or isolate the covered circuitry from the external environment.
Based on the different configurations/functions of the components, the electronic device 200 may include components having different target operating temperatures. For example, the first functional circuit 204 (e.g., including a logic die) may benefit from a lower (e.g., low temperature) operating temperature. The second functional circuit 206 (e.g., a memory device) may benefit from being higher than the operating temperature of the first functional circuit 204. In some embodiments, the target operating temperature of the second functional circuit 206 may be in a range above the cryogenic temperature and up to at most ambient temperature or about ambient temperature.
Accordingly, the electronic device 200 may include components/circuitry configured to regulate/manage the operating temperature of one or more components thereon. For example, the electronic device 200 may include: a first thermal loop 220 configured to regulate/manage a first operating temperature 226 of the first functional circuit 204; and a second thermal loop 240 configured to regulate/manage a second operating temperature 246 of the second functional circuit 206.
In some embodiments, the first thermal loop 220 may be configured to cool the first functional circuit 204 and/or maintain the first operating temperature 226 at or near a cryogenic temperature. For example, the first thermal loop 220 may include a cryogenic bath for immersing the circuit substrate 202 and components/circuits attached thereto in a cryogenic liquid 222 (e.g., liquid argon, helium, nitrogen, etc.). Accordingly, the cryogenic liquid 222 may directly contact the first functional circuit 204 and reduce the first operating temperature 226. The cryogenic liquid 222 may be contained within an enclosure 224 (e.g., a thermal insulator and/or a sealed container for maintaining the cryogenic liquid 222 and/or vaporized gas enclosed therein and/or circulated through a thermal control system, e.g., an external cooler).
Accordingly, the second thermal loop 240 may be configured to maintain the second operating temperature 246 above the cryogenic temperature. When the second thermal circuit 240 is submerged in the cryogenic liquid 222, the second thermal circuit 240 may heat the second thermal circuit 240 to maintain the second operating temperature 246 above the cryogenic temperature.
In some embodiments, the second thermal loop 240 may include one or more die-level heaters 242 (e.g., resistors attached to the second functional circuit 206 at, for example, a semiconductor level or integral with the second functional circuit 206) configured to directly heat the corresponding circuits/devices. In some embodiments, the second thermal loop 240 may include one or more package-level heaters 244 (e.g., resistors attached to the component substrate 210 or integral with the component substrate 210 and physically separate from the semiconductor device 208) configured to fully heat the second thermal loop 240. The second thermal loop 240 may include a component cover 212 configured to transfer thermal energy from the package-level heater 244 to the semiconductor device 208 (e.g., based on thermally conductive components in the component substrate 210). The second thermal loop 240 may further include a component cover 212 (e.g., an outer layer) configured to thermally isolate the semiconductor device 208 from the cryogenic liquid 222.
Separate thermal control circuits (e.g., a first thermal circuit 220 that utilizes a cryogenic liquid 222 for a cryogenic bath and a second thermal circuit 240 that is separate from the first thermal circuit 220) may improve the efficiency of the electronic device 200. The first thermal circuit 220 may maintain the first operating temperature 226 at or near a low temperature and the second thermal circuit 240 may maintain the second operating temperature 246 at a different temperature above the low temperature level. Accordingly, the electronic device 200 may maintain different operating temperatures for the first functional circuit 204 and the second functional circuit 206 corresponding to improved performance of the corresponding circuits.
Fig. 3A is a cross-sectional view of an electronic device 300 (e.g., a circuit assembly including a semiconductor die assembly or package, such as a 3DI device or die stack package) along line 3-3 in fig. 3B, in accordance with another embodiment of the present technique. The electronic device 300 may include a circuit substrate 302 (e.g., PCB) for supporting and/or electrically connecting (e.g., using traces and/or wires on the circuit substrate 302 or integral with the circuit substrate 302) electronic components (e.g., processors, memory, passive or analog devices, etc.). For example, the electronic device 300 may include a first functional circuit 304 and a second functional circuit 306 attached to a circuit substrate 302.
The electronic device 300 may include components configured to perform different functions. For example, the first functional circuit 304 may include a semiconductor device (e.g., a semiconductor die or package) configured to perform logic manipulation/computation (e.g., for a device including one or more logic dies, such as a processor, central Processing Unit (CPU), etc.). The second functional circuitry 306 may include one or more semiconductor devices 308 (e.g., non-volatile memory, such as magnetic storage devices or flash memory devices, and/or volatile memory, such as Random Access Memory (RAM)) attached to one or more component substrates 310. The second functional circuitry 306 may be configured to store data and provide access to previously stored data. In some embodiments, the second functional circuit 306 may include one or more dual in-line memory modules (DIMMs).
The electronic device 300 may include components having different target operating temperatures based on different configurations/functions of the components. For example, the first functional circuit 304 (e.g., including a logic die) may benefit from a lower (e.g., low temperature) operating temperature. The second functional circuit 306 (e.g., a memory device) may benefit from a higher operating temperature than the first functional circuit 304. In some embodiments, the target operating temperature of the second functional circuit 306 may be in a range above the cryogenic temperature and up to at most ambient temperature or about ambient temperature.
Accordingly, the electronic device 300 may include components/circuitry configured to regulate/manage the operating temperature of one or more components thereon. For example, the electronic device 300 may include: a first thermal loop 320 configured to regulate/manage a first operating temperature 326 of the first functional circuit 304; and a second thermal loop 340 configured to regulate/manage a second operating temperature 346 of the second functional circuit 306.
In some embodiments, the first thermal loop 320 may be configured to cool the first functional circuit 304 and/or maintain the first operating temperature 326 at or near a cryogenic temperature. For example, the first thermal loop 320 can include a cryogenic liquid 322 (e.g., liquid argon, helium, nitrogen, etc.) contained within an enclosure 324 (e.g., a thermal insulator and/or a sealed container for maintaining the cryogenic liquid 322 and/or vaporized gas enclosed therein and/or circulated through a thermal control system, such as an external cooler). The enclosure 324 may enclose the first functional circuitry 304 therein such that the cryogenic liquid 322 directly contacts the first functional circuitry 304 for cooling the circuitry and lowering the first operating temperature 326.
Accordingly, the second thermal circuit 340 may be configured to maintain the second operating temperature 346 above the cryogenic temperature. When the second thermal circuit 340 is submerged in the cryogenic liquid 322, the second thermal circuit 340 may heat the second thermal circuit 340 to maintain the second operating temperature 346 above the cryogenic temperature.
In some embodiments, the circuit substrate 302 may include an insulating mechanism 352 (e.g., a thermal insulator, a structure incorporating one or more vacuum layers, etc.) on a top surface of the circuit substrate 302. The insulation mechanism 352 may underlie the first functional circuit 304, the casing 324, the second functional circuit 306, or a combination thereof and be attached to the first functional circuit 304, the casing 324, the second functional circuit 306, or a combination thereof. The insulating mechanism 352 may isolate the thermal effects of the cryogenic liquid 322 from the second functional circuitry 306, the remainder of the circuit substrate 302, or a combination thereof.
Separate thermal control circuits (e.g., a first thermal circuit 320 that utilizes a cryogenic liquid 322 for a cryogenic bath and a second thermal circuit 340 that is separate from the first thermal circuit 320) may improve the efficiency of the electronic device 300. The first thermal circuit 320 may maintain the first operating temperature 326 at or near a low temperature and the second thermal circuit 340 may maintain the second operating temperature 346 at a different temperature above the low temperature level. Accordingly, the electronic device 300 may maintain different operating temperatures for the first functional circuit 304 and the second functional circuit 306 corresponding to improved performance of the corresponding circuits.
Fig. 3B is a top view of the electronic device 300 of fig. 3A in accordance with another embodiment of the present technique. In some embodiments, the insulating mechanism 352 (e.g., thermal insulator) may be on a top surface of the circuit substrate and localized to a portion corresponding to the first functional circuit 304, the first thermal loop 320 (e.g., enclosure 324, cryogenic liquid 322, etc.), or a combination thereof. For example, a peripheral edge of the insulating mechanism 352 may be between the first functional circuit 304 and the second functional circuit 306.
FIG. 4 is a flowchart illustrating an example method 400 of manufacturing an electronic device in accordance with an embodiment of the present technology. For example, the method 400 may be used to manufacture the electronic device 100 of fig. 1, the electronic device 300 of fig. 3A and 3B, or a combination thereof.
At block 402, one or more functional circuits (e.g., semiconductor die, package, circuit card, etc.) may be provided. For example, a first functional circuit (e.g., first functional circuit 104 of fig. 1, first functional circuit 204 of fig. 2, first functional circuit 304 of fig. 3, etc., e.g., a processor or CPU) and a second functional circuit (e.g., second functional circuit 106 of fig. 1, second functional circuit 206 of fig. 2, second functional circuit 306 of fig. 3, etc., e.g., a memory or data storage circuit) may be provided for use in manufacturing an electronic device. In some embodiments, providing functional circuitry may include manufacturing or forming dies (e.g., based on wafer-level processing), assembling or forming packages (e.g., based on attaching and connecting electronic components), assembling or forming circuit cards, and so forth. In some embodiments, providing functional circuitry may include locating a die, a package, a circuit card, components therein, or a combination thereof.
At block 404, a circuit substrate (e.g., circuit substrate 102 of fig. 1, circuit substrate 202 of fig. 2, circuit substrate 302 of fig. 3, etc., e.g., a PCB) may be provided. In some embodiments, providing a circuit substrate may include forming a PCB (e.g., forming vias and/or traces, e.g., based on depositing and removing conductive material and electrical insulation). In some embodiments, providing a circuit substrate may include attaching electronic components (e.g., passive or analog components, digital components, power supplies or connections, etc.). In some embodiments, providing a circuit substrate may include positioning a die, a package, a circuit card, components therein, or a combination thereof.
At block 406, a thermal management loop may be provided for managing an operating temperature of the functional circuit. For example, a first thermal circuit (e.g., first thermal circuit 120 of fig. 1, first thermal circuit 220 of fig. 2, first thermal circuit 320 of fig. 3, etc., e.g., a cryogenic liquid cooling circuit or a cryobath for an overall circuit card or portion thereof) may be provided for managing a first operating temperature of the first functional circuit. The first thermal circuit may include an enclosure (e.g., enclosure 124 of fig. 1, enclosure 224 of fig. 2, enclosure 324 of fig. 3, etc.) configured to contain and/or circulate a cryogenic liquid (e.g., cryogenic liquid 122 of fig. 1, cryogenic liquid 222 of fig. 2, cryogenic liquid 322 of fig. 3, etc.). Also, for example, a second thermal loop (e.g., second thermal loop 140 of fig. 1, second thermal loop 240 of fig. 2, second thermal loop 340 of fig. 3, etc.) may be provided for managing a second operating temperature (e.g., higher than the first operating temperature, e.g., non-cryogenic temperature) of the second functional circuit without using cryogenic liquid. The second thermal circuit may include an air cooling circuit or a liquid cooling circuit that utilizes a non-cryogenic liquid (e.g., water).
In some embodiments, the thermal conductor may be configured for managing the operating temperature. For example, the housing may be attached to the first functional circuit. Also, for example, a casing may be attached over and enclose the first functional circuitry, e.g., over the insulating material/mechanism. And, for example, the thermal synchronization may be connected to the first functional circuit and connected or placed within the enclosure. The second thermal loop may be similarly configured with respect to the second functional circuit.
At block 408, an electronic device may be formed. Forming the electronic device may include assembling, connecting, and/or attaching the components to the circuit substrate. For example, the first functional circuit, the second functional circuit, the first thermal loop, the second thermal loop, or a combination thereof may be attached to the circuit substrate. Forming the electronic device may further include electrically connecting the circuit.
At block 410, the first thermal circuit may be filled or packed with a cryogenic liquid. For example, the enclosure of the first thermal circuit may be filled with a cryogenic liquid. Filling or priming the cryogenic liquid may include completing a cooling circuit, e.g., by connecting a conduit for circulating the cryogenic liquid, connecting to a chiller or supply tank, etc.
Fig. 5 is a flowchart illustrating an example method 500 of manufacturing an electronic device in accordance with an embodiment of the present technology. For example, the method 500 may be used to manufacture the electronic device 200 of fig. 2.
At block 502, one or more functional circuits (e.g., semiconductor die, package, circuit card, etc.) may be provided. For example, a first functional circuit (e.g., first functional circuit 104 of fig. 1, first functional circuit 204 of fig. 2, first functional circuit 304 of fig. 3, etc., e.g., a processor or CPU) and a second functional circuit (e.g., second functional circuit 106 of fig. 1, second functional circuit 206 of fig. 2, second functional circuit 306 of fig. 3, etc., e.g., a memory or data storage circuit) may be provided for use in manufacturing an electronic device. In some embodiments, providing functional circuitry may include manufacturing or forming dies (e.g., based on wafer-level processing), assembling or forming packages (e.g., based on attaching and connecting electronic components), assembling or forming circuit cards, and so forth. In some embodiments, providing functional circuitry may include locating a die, a package, a circuit card, components therein, or a combination thereof.
In some embodiments, providing a functional circuit may include providing a temperature regulating circuit (e.g., a thermal loop). At block 512, one or more heating elements (e.g., the second thermal loop 240 of fig. 2, e.g., resistors) may be provided. For example, the second functional circuit may be equipped with the die-level heater 342 of fig. 3 attached thereto or integrated therein. Also, for example, package-level heater 344 of fig. 3 may be provided.
In some embodiments, forming the second functional circuit may include forming the die-level heater 342 on or integrally with the semiconductor device of the second functional circuit. In some embodiments, forming the second functional circuit may include attaching the package-level heater 344 to a component substrate of the second functional circuit. In some embodiments, forming the second functional circuit may include attaching or forming a component cover.
At block 504, a circuit substrate (e.g., circuit substrate 102 of fig. 1, circuit substrate 202 of fig. 2, circuit substrate 302 of fig. 3, etc., e.g., a PCB) may be provided. In some embodiments, providing a circuit substrate may include forming a PCB (e.g., forming vias and/or traces, e.g., based on depositing and removing conductive material and electrical insulation). In some embodiments, providing a circuit substrate may include positioning a die, a package, a circuit card, components therein, or a combination thereof.
At block 506, the circuit substrate may be populated with components. The fill assembly may include attaching electronic components (e.g., passive or analog components, digital components, power supplies or connections, etc.) to the circuit substrate. The fill assembly may further include an attachment function circuit. For example, the fill assembly may include an attachment logic circuit (e.g., a first functional circuit) and an attachment memory circuit with a heater thereon.
At block 508, a thermal management loop may be provided. In some embodiments, providing a thermal management circuit may include providing a first thermal management circuit configured to contain a cryogenic liquid. For example, providing a thermal management circuit may include providing (e.g., forming or positioning) a housing for a cryogenic bath.
At block 510, an electronic device may be formed. Forming the electronic device may include placing the assembled circuit (e.g., a unitary card) in a housing. Forming the electronic device may further include filling the enclosure with a cryogenic liquid and immersing the assembled circuit in the cryogenic liquid.
Fig. 6 is a flowchart illustrating an example method 600 of operating an electronic device in accordance with an embodiment of the present technology. For example, the method 600 may be used to operate the electronic device 100 of fig. 1, the electronic device 200 of fig. 2, the electronic device 300 of fig. 3A and 3B, or a combination thereof.
At block 602, operating an electronic device may include processing data. For example, the electronic device may process data using a first functional circuit (e.g., first functional circuit 104 of fig. 1, first functional circuit 204 of fig. 2, first functional circuit 304 of fig. 3A and 3B, etc., e.g., a processor or CPU) and a second functional circuit (e.g., second functional circuit 106 of fig. 1, second functional circuit 206 of fig. 2, second functional circuit 306 of fig. 3, etc., e.g., a memory or data storage circuit). At block 612, the electronic device may operate a first functional circuit (e.g., logic circuit). At block 614, the electronic device may operate a second functional circuit (e.g., a memory or data storage device).
At block 604, the electronic device may manage a plurality of different operating temperatures for different components therein. The electronic device may manage different operating temperatures based on operating a thermal regulator loop that is each configured to manage an operating temperature of the corresponding device.
For example, at block 622, the electronic device may adjust an operating temperature (e.g., a first operating temperature) of the first functional circuit using the cryogenic liquid. The electronic device may use a first thermal circuit (e.g., first thermal circuit 120 of fig. 1, first thermal circuit 220 of fig. 2, first thermal circuit 320 of fig. 3A and 3B) configured to contain and utilize a cryogenic liquid to cool the first functional circuit to regulate the operating temperature.
In some embodiments, for example at block 642, adjusting the operating temperature by the first thermal loop may include implementing a cryogenic bath that submerges the first functional circuit in a cryogenic liquid. For example, the first thermal loop 220 may be used to immerse the circuit substrate 202 of fig. 2 and all components attached thereto in the cryogenic liquid 222 of fig. 2. Also, for example, the first thermal loop 320 may be used to enclose a first functional circuit without enclosing a second functional circuit or other components on the circuit substrate 302 of fig. 3A and 3B. Implementing the cryogenic bath may include circulating a cryogenic liquid, supplying a cryogenic liquid, cooling the vaporized gas back to a liquid, or a combination thereof.
In some embodiments, for example, at block 644, adjusting the operating temperature by the first thermal loop may include cooling the first functional circuit by thermal coupling. For example, the first thermal loop 120 (e.g., the enclosure 124 of fig. 1) may be directly attached to the first functional circuit or may be attached by a thermal conductor. The electronics can circulate cryogenic liquid, supply cryogenic liquid, cool the vaporized gas back to liquid, or a combination thereof for the cryogenic liquid in the enclosure 124 to adjust the operating temperature.
Also, for example, at block 624, the electronic device may adjust an operating temperature of the second functional circuit (e.g., a second operating temperature) without using cryogenic liquid or compensating for use of cryogenic liquid elsewhere. The electronic device may adjust the operating temperature using a second thermal loop (e.g., second thermal loop 140 of fig. 1, second thermal loop 240 of fig. 2, second thermal loop 340 of fig. 3A and 3B, etc.) configured to cool the second functional circuit using a non-cryogenic method (e.g., a solution for air cooling or a solution for liquid cooling using a non-cryogenic liquid, for example) or offset the use of the cryogenic liquid elsewhere outside the second thermal loop.
In some embodiments, for example, at block 652, adjusting the operating temperature by the second thermal loop may include heating the second functional circuit. For example, when the second functional circuit is immersed in a cryogenic liquid (e.g., such as for a cryogenic bath for an overall circuit card), one or more heating elements (e.g., die-level heater 242 of fig. 2, package-level heater 244 of fig. 2, etc.) may heat the second functional circuit to maintain its operating temperature above a low temperature level.
In some embodiments, for example, at block 654, adjusting the operating temperature by the second thermal circuit may include separately cooling the second thermal circuit without using a cryogenic liquid. For example, when the second functional circuit is sufficiently isolated or removed from the cryogenic liquid, the second thermal loop may circulate non-cryogenic methods, such as air or water, to cool the second functional circuit.
FIG. 7 is a block diagram illustrating a system incorporating an electronic device in accordance with an embodiment of the present technology. Any of the semiconductor devices having the features described above with reference to fig. 1-6 may be incorporated into a myriad of larger and/or more complex systems, a representative example of which is a system 790 schematically shown in fig. 7. The system 790 may include a processor 792, memory 794 (e.g., SRAM, DRAM, flash, and/or other memory devices), input/output devices 796, and/or other subsystems or components 798. The semiconductor assemblies, devices, and device packages described above with reference to fig. 1-6 may be included in any of the elements shown in fig. 7. The resulting system 790 may be configured to perform any of a wide variety of suitable computing, processing, storage, sensing, imaging, and/or other functions. Accordingly, representative examples of the system 790 include, but are not limited to, computers and/or other data processors, such as desktop computers, laptop computers, network appliances, hand-held devices (e.g., palm-top computers, wearable computers, cellular or mobile phones, personal digital assistants, music players, etc.), tablet computers, multiprocessor systems, processor-based or programmable consumer electronics, network computers, and minicomputers. Additional representative examples of the system 790 include lights, cameras, vehicles, and the like. With respect to these and other examples, system 790 may be housed in a single unit or distributed across multiple interconnected units, e.g., via a communications network. Accordingly, components of system 790 can include local and/or remote memory storage devices and any of a wide variety of suitable computer-readable media.
From the foregoing, it will be appreciated that, although specific embodiments of the inventive technique have been described herein for purposes of illustration, various modifications may be made without deviating from the invention. In addition, certain aspects of the invention described in the context of particular embodiments may be combined or removed in other embodiments. Moreover, while advantages associated with certain embodiments have been described in the context of those embodiments, other embodiments may also exhibit such advantages. Not all embodiments need exhibit such advantages that fall within the scope of the invention. Accordingly, the present disclosure and associated techniques may encompass other embodiments not explicitly shown or described herein.
Claims (22)
1. An electronic device, comprising:
a substrate;
a first functional circuit attached to the substrate;
a first thermal circuit configured to submerge the first functional circuit in a cryogenic liquid to cool the first functional circuit with the cryogenic liquid;
a second functional circuit attached to the substrate; and
a second thermal loop configured to cool the second functional circuit, wherein at least a portion of the second functional circuit is physically isolated from the cryogenic liquid via a component cover.
2. The electronic device of claim 1, wherein the first thermal loop includes a housing configured to contain the cryogenic liquid, wherein the housing is thermally coupled to the first functional circuit.
3. The electronic device of claim 2, wherein the second functional circuit is not directly thermally coupled to the first thermal loop.
4. The electronic device of claim 1, wherein:
the first thermal circuit includes a housing configured to house the cryogenic liquid for implementing a cryogenic bath;
the second functional circuit and the second thermal circuit are immersed in the cryogenic liquid; and
the second thermal loop includes one or more heaters configured to heat the second functional circuit.
5. The electronic device of claim 4, wherein the second thermal loop includes a die-level heater, a package-level heater, or a combination thereof.
6. The electronic device of claim 5, wherein the second thermal loop further comprises:
the package-level heater is attached to the substrate and does not directly contact the second functional circuit, wherein the component cover is attached to the substrate and covers the second functional circuit and the package-level heater, and is configured to transfer thermal energy generated by the package-level heater to the second functional circuit.
7. The electronic device of claim 1, wherein:
the first thermal loop includes a housing attached over the substrate and surrounding the first functional circuit, the housing configured to contain the cryogenic liquid therein; and
the second functional circuit is external to the housing.
8. The electronic device of claim 7, wherein the substrate includes a thermal insulating material beneath the enclosure for surrounding the first functional circuit between the enclosure and the thermal insulating material.
9. The electronic device of claim 8, wherein the second functional circuit is directly attached to and over the insulating material.
10. The electronic device of claim 8, wherein a peripheral edge of the insulating material is between the first functional circuit and the second functional circuit.
11. The electronic device of claim 1, wherein the first functional circuit comprises a semiconductor logic device.
12. The electronic device of claim 1, wherein the second functional circuit comprises a semiconductor memory device.
13. The electronic device of claim 1, wherein:
The first thermal loop is configured to manage an operating temperature of the first functional circuit; and
the second thermal loop is configured to manage an operating temperature of the second functional circuit to be higher than the operating temperature of the first functional circuit.
14. The electronic device of claim 13, wherein the first thermal loop is configured to manage the operating temperature of the first functional circuit to be within a threshold range around a boiling point of the cryogenic liquid.
15. The electronic device of claim 13, wherein the cryogenic liquid comprises a liquid form of argon, helium, or nitrogen.
16. A method of manufacturing an electronic device, comprising:
providing a printed circuit board;
attaching a first functional circuit to the printed circuit board, the first functional circuit configured to process data;
attaching a second functional circuit to the printed circuit board, the second functional circuit configured to store data;
thermally coupling a first thermal circuit to the first functional circuit, the first thermal circuit configured to submerge the first functional circuit in a cryogenic liquid to cool the first functional circuit with the cryogenic liquid; and
A second thermal loop is thermally coupled to the second functional circuit, the second thermal loop configured to cool the second functional circuit, wherein at least a portion of the second functional circuit is physically isolated from the cryogenic liquid via a component cover.
17. The method of claim 16, wherein thermally coupling the first thermal loop includes attaching the first thermal loop to the first functional circuit, the printed circuit board, or a combination thereof.
18. The method according to claim 17, wherein:
the first thermal circuit includes a housing configured to contain the cryogenic liquid; and
thermally coupling the first thermal loop includes attaching the enclosure to the first functional circuit.
19. The method according to claim 16, wherein:
the first thermal circuit includes a housing configured to contain the cryogenic liquid; and
thermally coupling the first thermal circuit includes surrounding the first functional circuit by the enclosure, wherein the cryogenic liquid directly contacts the first functional circuit.
20. The method according to claim 19, wherein:
the printed circuit board comprises a thermal insulating material;
surrounding the first functional circuit by the housing includes:
Attaching the first functional circuit over the insulating material, and
the enclosure is attached over the insulating material.
21. A method of manufacturing an electronic device, comprising:
providing a printed circuit board;
attaching a first functional circuit to the printed circuit board, the first functional circuit configured to process data;
providing a second functional circuit including a heating element therein, wherein the second functional circuit is configured to store data;
attaching the second functional circuit to the printed circuit board; and
immersing the printed circuit board, the first functional circuit, and the second functional circuit in a cryogenic liquid to cool the first functional circuit to a cryogenic temperature, wherein the heating element is configured to heat the second functional circuit to a non-cryogenic temperature, and wherein at least a portion of the second functional circuit is physically isolated from the cryogenic liquid via a component cover.
22. A method of operating an electronic device, comprising:
processing data using a first functional circuit and a second functional circuit, wherein the first functional circuit is a logic circuit and the second functional circuit is a data storage circuit;
Using a cryogenic liquid for the first functional circuit to manage a first operating temperature, wherein the first functional circuit and a second functional circuit are immersed in the cryogenic liquid, and wherein at least a portion of the second functional circuit is physically isolated from the cryogenic liquid via a component cover; and
a second operating temperature for the second functional circuit is managed, wherein the second operating temperature is a non-cryogenic temperature.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/910,612 US10834853B2 (en) | 2018-03-02 | 2018-03-02 | Electronic device with a card-level thermal regulator mechanism and associated systems, devices, and methods |
US15/910,612 | 2018-03-02 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN110223973A CN110223973A (en) | 2019-09-10 |
CN110223973B true CN110223973B (en) | 2023-12-22 |
Family
ID=67768858
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201910136766.5A Active CN110223973B (en) | 2018-03-02 | 2019-02-25 | Electronic device and method of manufacturing or operating an electronic device |
Country Status (2)
Country | Link |
---|---|
US (2) | US10834853B2 (en) |
CN (1) | CN110223973B (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10834853B2 (en) | 2018-03-02 | 2020-11-10 | Micron Technology, Inc. | Electronic device with a card-level thermal regulator mechanism and associated systems, devices, and methods |
US11917794B2 (en) * | 2020-10-30 | 2024-02-27 | Advanced Micro Devices, Inc. | Separating temperature domains in cooled systems |
US20230251696A1 (en) * | 2022-02-10 | 2023-08-10 | Micron Technology, Inc. | Thermal islanding heatsink |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN201626070U (en) * | 2010-04-08 | 2010-11-10 | 川田机械制造(上海)有限公司 | Indirect cooling die heater |
CN103677180A (en) * | 2012-09-07 | 2014-03-26 | 富士通株式会社 | Electronic apparatus and cooling module mounted in that electronic apparatus |
CN104199483A (en) * | 2014-08-20 | 2014-12-10 | 华中科技大学 | Multi-path liquid temperature regulating device and temperature control method |
CN107132865A (en) * | 2017-04-07 | 2017-09-05 | 上海蔚来汽车有限公司 | The active cooling power calibration method and system of energy-storage units |
Family Cites Families (46)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4931852A (en) | 1986-06-13 | 1990-06-05 | Advanced Micro Devices, Inc. | High thermal conductivity/low alpha emission molding compound containing high purity semiconductor filler and integrated circuit package |
JP3470612B2 (en) | 1998-09-18 | 2003-11-25 | 株式会社日立製作所 | Electronics |
US6143581A (en) | 1999-02-22 | 2000-11-07 | Micron Technology, Inc. | Asymmetric transfer molding method and an asymmetric encapsulation made therefrom |
US6233190B1 (en) | 1999-08-30 | 2001-05-15 | Micron Technology, Inc. | Method of storing a temperature threshold in an integrated circuit, method of modifying operation of dynamic random access memory in response to temperature, programmable temperature sensing circuit and memory integrated circuit |
JP3565153B2 (en) | 2000-09-26 | 2004-09-15 | 日産自動車株式会社 | Getter device and sensor |
US6825681B2 (en) | 2002-07-19 | 2004-11-30 | Delta Design, Inc. | Thermal control of a DUT using a thermal control substrate |
US7173842B2 (en) | 2004-03-31 | 2007-02-06 | Intel Corporation | Metal heater for in situ heating and crystallization of ferroelectric polymer memory film |
US7481375B2 (en) * | 2005-03-04 | 2009-01-27 | Honeywell International Inc. | Apparatuses and methods for controlling the temperature of a process fluid |
US7265993B1 (en) * | 2005-05-16 | 2007-09-04 | Sun Microsystems, Inc. | Dispersive interconnect system for EMI reduction |
US8511100B2 (en) * | 2005-06-30 | 2013-08-20 | General Electric Company | Cooling of superconducting devices by liquid storage and refrigeration unit |
WO2007130471A2 (en) | 2006-05-01 | 2007-11-15 | The Charles Stark Draper Laboratory, Inc. | Systems and methods for high density multi-component modules |
US20080032446A1 (en) * | 2006-08-04 | 2008-02-07 | Steve Wood | combination heat dissipation device with termination and a method of making the same |
JP2010538497A (en) | 2007-09-05 | 2010-12-09 | ラムバス・インコーポレーテッド | Method and apparatus for repairing defects in non-volatile semiconductor memory devices |
CN101465345B (en) | 2007-12-19 | 2013-01-09 | 富士迈半导体精密工业(上海)有限公司 | Light source device Light source die set and method for manufacturing the light source device |
DE102008015782A1 (en) | 2008-03-26 | 2009-10-01 | Rubitherm Technologies Gmbh | Method of making a phase change material composition |
JP4930429B2 (en) * | 2008-03-28 | 2012-05-16 | 富士通株式会社 | Device for cooling the printed circuit board |
US8525323B2 (en) | 2008-07-25 | 2013-09-03 | Nec Corporation | Encapsulating package, printed circuit board, electronic device and method for manufacturing encapsulating package |
US8859153B1 (en) * | 2009-09-01 | 2014-10-14 | The Boeing Company | Thermal conditioning fluids for an underwater cryogenic storage vessel |
US8651313B1 (en) * | 2009-09-01 | 2014-02-18 | The Boeing Company | Underwater cryogenic storage vessel |
US8755945B2 (en) * | 2010-08-04 | 2014-06-17 | Powerquest Llc | Efficient computer cooling methods and apparatus |
US8757504B2 (en) * | 2010-10-22 | 2014-06-24 | Tai-Her Yang | Temperature unifying and heat storing system of semiconductor heat loss through natural temperature maintaining member |
US8488326B2 (en) * | 2010-11-16 | 2013-07-16 | Hewlett-Packard Development Company, L.P. | Memory support structure |
US8787021B2 (en) * | 2011-06-17 | 2014-07-22 | Hewlett-Packard Development Company, L.P. | Memory cooler |
US20140159231A1 (en) | 2011-08-04 | 2014-06-12 | Sony Mobile Communications Ab | Semiconductor assembly |
US9169976B2 (en) | 2011-11-21 | 2015-10-27 | Ardica Technologies, Inc. | Method of manufacture of a metal hydride fuel supply |
KR101928005B1 (en) | 2011-12-01 | 2019-03-13 | 삼성전자주식회사 | Thermoelectric cooling packages and thermal management methods thereof |
WO2013102220A2 (en) * | 2011-12-30 | 2013-07-04 | Scrutiny, Inc. | Frame (forced recuperation, aggregation and movement of exergy) |
DE102012200485A1 (en) | 2012-01-13 | 2013-07-18 | Osram Opto Semiconductors Gmbh | Organic light-emitting device and method for processing an organic light-emitting device |
US9154103B2 (en) | 2012-01-30 | 2015-10-06 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Temperature controlled acoustic resonator |
US8569808B1 (en) | 2012-04-06 | 2013-10-29 | Taiwan Semiconductor Manufacturing Co., Ltd. | Temperature stabilitized MEMS |
US8929066B2 (en) | 2012-08-28 | 2015-01-06 | Skyera, Inc. | Chassis with separate thermal chamber for solid state memory |
NO2948624T3 (en) * | 2013-03-15 | 2018-03-31 | ||
KR20150037166A (en) | 2013-09-30 | 2015-04-08 | 에스케이하이닉스 주식회사 | Semiconductor apparatus and generating chip id of the same |
JP5853072B1 (en) * | 2014-08-25 | 2016-02-09 | 株式会社ExaScaler | Electronic equipment cooling system |
DE102014115099B4 (en) | 2014-10-16 | 2021-05-06 | Infineon Technologies Ag | Electronic module with an electrically insulating structure with material with a low modulus of elasticity and a method of manufacturing an electronic module |
EP3032227B1 (en) | 2014-12-08 | 2020-10-21 | Sensirion AG | Flow sensor package |
US10141058B1 (en) | 2015-02-17 | 2018-11-27 | Darryl G. Walker | Multi-chip non-volatile semiconductor memory package including heater and sensor elements |
US9746889B2 (en) | 2015-05-11 | 2017-08-29 | Qualcomm Incorporated | Package-on-package (PoP) device comprising bi-directional thermal electric cooler |
US20170014174A1 (en) * | 2015-07-17 | 2017-01-19 | Candela Corporation | Cryogenic Cylinder |
JP6304772B2 (en) * | 2015-10-26 | 2018-04-04 | Necプラットフォームズ株式会社 | Electronic component, server, cover member, and support member |
US9761543B1 (en) | 2016-12-20 | 2017-09-12 | Texas Instruments Incorporated | Integrated circuits with thermal isolation and temperature regulation |
US10373869B2 (en) * | 2017-05-24 | 2019-08-06 | Semiconductor Components Industries, Llc | Method of separating a back layer on a substrate using exposure to reduced temperature and related apparatus |
KR102398555B1 (en) | 2017-09-29 | 2022-05-17 | 엘지디스플레이 주식회사 | Organic Light-Emitting Display device having an encapsulating substrate of high thermal conductivity |
US10723961B2 (en) * | 2017-11-30 | 2020-07-28 | Vertex Energy | System for producing an American Petroleum Institute Standards Group III Base Stock from vacuum gas oil |
US10692793B2 (en) | 2018-03-02 | 2020-06-23 | Micron Technology, Inc. | Electronic device with a package-level thermal regulator mechanism and associated systems, devices, and methods |
US10834853B2 (en) | 2018-03-02 | 2020-11-10 | Micron Technology, Inc. | Electronic device with a card-level thermal regulator mechanism and associated systems, devices, and methods |
-
2018
- 2018-03-02 US US15/910,612 patent/US10834853B2/en active Active
-
2019
- 2019-02-25 CN CN201910136766.5A patent/CN110223973B/en active Active
-
2020
- 2020-10-20 US US17/075,643 patent/US11564331B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN201626070U (en) * | 2010-04-08 | 2010-11-10 | 川田机械制造(上海)有限公司 | Indirect cooling die heater |
CN103677180A (en) * | 2012-09-07 | 2014-03-26 | 富士通株式会社 | Electronic apparatus and cooling module mounted in that electronic apparatus |
CN104199483A (en) * | 2014-08-20 | 2014-12-10 | 华中科技大学 | Multi-path liquid temperature regulating device and temperature control method |
CN107132865A (en) * | 2017-04-07 | 2017-09-05 | 上海蔚来汽车有限公司 | The active cooling power calibration method and system of energy-storage units |
Also Published As
Publication number | Publication date |
---|---|
US11564331B2 (en) | 2023-01-24 |
US20210059074A1 (en) | 2021-02-25 |
US20190274232A1 (en) | 2019-09-05 |
US10834853B2 (en) | 2020-11-10 |
CN110223973A (en) | 2019-09-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11564331B2 (en) | Electronic device with a card-level thermal regulator mechanism and associated systems, devices, and methods | |
US10551129B2 (en) | Semiconductor device assembly with vapor chamber | |
JP5590128B2 (en) | Cooling device, electronic device having cooling device, and cooling method of heating element | |
US9515003B1 (en) | Embedded air core inductors for integrated circuit package substrates with thermal conductor | |
US11742259B2 (en) | Circuit board with phase change material | |
US11640929B2 (en) | Thermal management solutions for cored substrates | |
US20200194339A1 (en) | Self-contained liquid cooled semiconductor packaging | |
US20200098669A1 (en) | Thermal management solutions for substrates in integrated circuit packages | |
CN116745907A (en) | Submerged cooling system | |
US20210233832A1 (en) | Integrated circuit assemblies having metal foam structures | |
US20190103290A1 (en) | Thermal vapor chamber arrangement | |
CN109727922A (en) | Semiconductor packages including adiabatic wall | |
WO2016025499A1 (en) | Device and method for an integrated ultra-high-density device | |
US9029989B2 (en) | Semiconductor package and semiconductor devices with the same | |
CN112185911A (en) | Semiconductor assembly including vertical integrated circuit and method of manufacturing the same | |
US20210367057A1 (en) | Memory modules and memory packages including graphene layers for thermal management | |
CN110223961B (en) | Electronic device with package-level thermal regulator mechanism and associated systems, devices, and methods | |
US20080224305A1 (en) | Method, apparatus, and system for phase change memory packaging | |
US20190181093A1 (en) | Active package substrate having embedded interposer | |
CN113644056A (en) | Mitigating thermal shock on adjacent stacked semiconductor devices | |
TWI842045B (en) | Thermal distribution network for semiconductor devices and associated systems and methods | |
US20240071881A1 (en) | Semiconductor packaging with reduced standoff height | |
CN107765824A (en) | Immersion cooling system | |
JPH0529512A (en) | Electronic parts package | |
US7675357B2 (en) | Multi-system module having functional substrate |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |