CN110213019A - A kind of PCM signal coded system and method - Google Patents
A kind of PCM signal coded system and method Download PDFInfo
- Publication number
- CN110213019A CN110213019A CN201910452184.8A CN201910452184A CN110213019A CN 110213019 A CN110213019 A CN 110213019A CN 201910452184 A CN201910452184 A CN 201910452184A CN 110213019 A CN110213019 A CN 110213019A
- Authority
- CN
- China
- Prior art keywords
- data
- coding
- module
- pcm signal
- matrix
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1148—Structural properties of the code parity-check or generator matrix
- H03M13/1174—Parity-check or generator matrices built from sub-matrices representing known block codes such as, e.g. Hamming codes, e.g. generalized LDPC codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M9/00—Parallel/series conversion or vice versa
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0061—Error detection codes
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Physics (AREA)
- Probability & Statistics with Applications (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Error Detection And Correction (AREA)
Abstract
The invention discloses a kind of PCM signal coded system and methods, pass through the external PCM signal and the first control instruction of output of detection input；The external PCM signal of input is subjected to serioparallel exchange；Start according to received first control instruction and encodes, cataloged procedure specifically: receive and cache the serioparallel exchange data of preset capacity, default marker is added and forms initial matrix, capable coding is carried out to initial matrix according to preset coding mode and column coding obtains encoder matrix；By encoder matrix data buffer storage in output FIFO, corresponding data are exported to exporting after carrying out parallel-serial conversion, to improve the reliability of exports coding signal according to the second control instruction.
Description
Technical field
The invention belongs to Signal coding fields, and in particular to a kind of PCM signal coded system and method.
Background technique
PCM pulse code modulation is the abbreviation of Pulse Code Modulation.Pulse code modulation is digital communication
One of coding mode.Main process is to be sampled the analog signals such as speech, image at regular intervals, makes its discretization,
Sample value is quantified by layered units round simultaneously, while sample value is indicated into sampling arteries and veins by one group of binary code
The amplitude of punching.
Interference and unavoidable noise due to physical medium, information not can avoid mistake when passing through transmission, such as
What controls the mistake occurred in PCM signal data communication, and improve data transfer and memory reliability are digital communications
Important content.Currently, receiving the signal-to-noise ratio of signal when handling in the communication system of PCM signal to PCM data must reach certain
Thresholding, to improve the accuracy of PCM signal, for the communication system of PCM signal, it is meant that need to increase transmitter
Output power, increase transmitting equipment difficulty, and will increase to other communication systems interfere.
Summary of the invention
Aiming at the above defects or improvement requirements of the prior art, the present invention provides a kind of PCM signal coded system and sides
Method carries out serioparallel exchange by the external PCM signal that will be inputted and default marker is added to form initial matrix, according to default
Coding mode capable coding is carried out to initial matrix and column coding obtains encoder matrix, export corresponding data according to control instruction
To being exported after carrying out parallel-serial conversion, to improve the reliability of exports coding signal.
To achieve the above object, according to one aspect of the present invention, a kind of PCM signal coded system, the system are provided
Including serioparallel exchange module, PCM detection module, coding module, state management module, output buffer module and parallel-serial conversion mould
Block, serioparallel exchange module and PCM detection module are separately connected coding module, state management module, output buffer module and and go here and there
Conversion module is sequentially connected, state management module connect coding module and output buffer module；Serioparallel exchange module is used for will be defeated
The external PCM signal that enters is synchronous and is sent to coding module after carrying out serioparallel exchange；Parallel serial conversion module is for realizing output number
According to parallel-serial conversion,
PCM detection module is used to detect the external PCM signal of input and exports corresponding control instruction to coding module；
Coding module is used to start coding, cataloged procedure specifically: receive and delay according to the control instruction of PCM detection module
The serioparallel exchange data of preset capacity are deposited, default marker is added and forms initial matrix, according to preset coding mode to initial
Matrix carries out capable coding and column coding obtains encoder matrix；
Output buffer module is for receiving the encoder matrix data from coding module, by encoder matrix data buffer storage in defeated
FIFO out, the control instruction according to state management module export corresponding data to parallel serial conversion module, to improve PCM signal volume
The reliability of code system output signal coding.
As a further improvement of the present invention, the detection process of PCM detection module are as follows: according to the preset clock cycle to defeated
The external PCM signal entered sampled, is shifted and synchronous code detection, to realize the validity for the external PCM signal for differentiating input.
As a further improvement of the present invention, the serioparallel exchange data of preset capacity are the PCM data of 3232bit, initially
Matrix include 16bit effectively identify, 57 × 57 square matrixs of the reserved data of the PCM data of 3232bit and 1bit.
As a further improvement of the present invention, preset coding mode are as follows: using 57 × 57 initial matrixs row data and
Extended hamming code obtains corresponding 57 × 7 row check matrix data as coding polynomial, utilizes 57 × 57 initial matrixs and 57
57 × 64 matrixes after the merging of × 7 row check matrixes and corresponding 7 are obtained using extended hamming code as coding polynomial ×
64 column check matrix data obtain 64 × 64 encoder matrixs after merging column check matrix data.
As a further improvement of the present invention, preset coding mode are as follows: using 57 × 57 initial matrixs column data and
Extended hamming code obtains corresponding 7 × 57 column check matrix data as coding polynomial, recycles 57 × 57 initial matrixs and 7
64 × 57 matrixes after the merging of × 57 column check matrixes simultaneously obtain corresponding 64 using extended hamming code as coding polynomial
× 7 row check matrix data obtain 64 × 64 encoder matrixs after merging rows check matrix data.
To achieve the above object, other side according to the invention provides a kind of PCM signal coding method, the party
Method specifically:
S1. the external PCM signal of detection input and the first control instruction of output；The external PCM signal of input is gone here and there
And it converts；
S2. start according to received first control instruction and encode, cataloged procedure specifically: receive and cache preset capacity
Serioparallel exchange data are added default marker and form initial matrix, carry out capable volume to initial matrix according to preset coding mode
Code and column coding obtain encoder matrix；
S3. by encoder matrix data buffer storage in output FIFO, corresponding data are exported to progress according to the second control instruction
It is exported after parallel-serial conversion, to improve the reliability of exports coding signal.
As a further improvement of the present invention, the external PCM signal of input is detected specifically: according to the preset clock cycle
The external PCM signal of input sampled, is shifted and synchronous code detection, differentiates that the external PCM signal of input has to realize
Effect property.
As a further improvement of the present invention, the serioparallel exchange data of preset capacity are the PCM data of 3232bit, described
Initial matrix include 16bit effectively identify, 57 × 57 square matrixs of the reserved data of the PCM data of 3232bit and 1bit.
As a further improvement of the present invention, preset coding mode are as follows: using 57 × 57 initial matrixs row data and
Extended hamming code obtains corresponding 57 × 7 row check matrix data as coding polynomial, utilizes 57 × 57 initial matrixs and 57
57 × 64 matrixes after the merging of × 7 row check matrixes and corresponding 7 are obtained using extended hamming code as coding polynomial ×
64 column check matrix data obtain 64 × 64 encoder matrixs after merging column check matrix data.
As a further improvement of the present invention, preset coding mode are as follows: using 57 × 57 initial matrixs column data and
Extended hamming code obtains corresponding 7 × 57 column check matrix data as coding polynomial, recycles 57 × 57 initial matrixs and 7
64 × 57 matrixes after the merging of × 57 column check matrixes simultaneously obtain corresponding 64 using extended hamming code as coding polynomial
× 7 row check matrix data obtain 64 × 64 encoder matrixs after merging rows check matrix data.
In general, through the invention it is contemplated above technical scheme is compared with the prior art, have below beneficial to effect
Fruit:
Of the invention a kind of PCM signal coded system and method, are gone here and there and are turned by the external PCM signal that will be inputted
It changes and is added default marker and form initial matrix, capable coding is carried out to initial matrix according to preset coding mode and column encode
Encoder matrix is obtained, exports corresponding data to exporting after carrying out parallel-serial conversion, to improve exports coding letter according to control instruction
Number reliability, to reduce the bit error rate of PCM signal.
Of the invention a kind of PCM signal coded system and method, are obtained by extended hamming code as coding polynomial
Corresponding row verification and column check matrix data, TPC is encoded and introduces PCM signal transmission, to further increase PCM signal
Error-correcting performance, using extended hamming code as coding polynomial, the data after making coding obtain maximum Hamming distance, improve output
The error correcting capability of data is conducive to improve encoding channel error code and interference.
Of the invention a kind of PCM signal coded system and method, use filling frame technique, solve the number of coding front and back
According to rate mismatch problem, the continuity of signal is maintained, keeps the transmission characteristic of channel, is compiled to further increase output
The reliability of code signal.
Detailed description of the invention
Fig. 1 is a kind of schematic diagram of PCM signal coded system based on FPGA of the embodiment of the present invention；
Fig. 2 is the structural schematic diagram of the encoder matrix of the embodiment of the present invention；
Fig. 3 is the structural schematic diagram of the output data of the embodiment of the present invention.
Specific embodiment
In order to make the objectives, technical solutions, and advantages of the present invention clearer, with reference to the accompanying drawings and embodiments, right
The present invention is further elaborated.It should be appreciated that the specific embodiments described herein are merely illustrative of the present invention, and
It is not used in the restriction present invention.
In addition, as long as technical characteristic involved in the various embodiments of the present invention described below is each other not
Constituting conflict can be combined with each other.The present invention is described in more detail With reference to embodiment.
Fig. 1 is a kind of schematic diagram of PCM signal coded system of the embodiment of the present invention.As shown in Figure 1, the system includes string
And conversion module, PCM detection module, coding module, state management module, output buffer module and parallel serial conversion module, wherein
Serioparallel exchange module and PCM detection module are separately connected coding module, state management module, output buffer module and parallel-serial conversion
Module is sequentially connected, state management module connect coding module and output buffer module；What serioparallel exchange module was used to input
External PCM signal is synchronous and is sent to coding module after carrying out serioparallel exchange；Parallel serial conversion module is for realizing output data
Parallel-serial conversion；
PCM detection module is used to differentiate whether the external PCM signal of input to be effective and exports control instruction to coding module；
Specifically, sampled according to external PCM signal of the preset clock cycle to input, shift and synchronous code detection, as one
A example, the internal clock cycles that the preset clock cycle is twice, carrying out sampling processing to input signal can anti-stop signal
Metastable state diffusion, i.e., received signal with it is externally input inconsistent；
Coding module is used for the control instruction according to received from PCM detection module and starts coding, and cataloged procedure is specific
Are as follows: the data that the serioparallel exchange module of preset capacity is sent are received and cached, default marker is added and forms initial matrix, foundation
Preset coding mode carries out capable coding to initial matrix and column coding obtains encoder matrix；Initial matrix includes that criterion knows number
According to, PCM data and reserved data.Fig. 2 is the structural schematic diagram of the encoder matrix of the embodiment of the present invention.As shown in Fig. 2, as one
A example, the data sent using the serioparallel exchange module of input FIFO caching preset capacity, the serioparallel exchange mould of preset capacity
Block send data be 3232bit PCM data, initial matrix be 16bit effectively identify, the PCM data and 1bit of 3232bit
Reserved data, wherein initial matrix be Fig. 2 in a0,0~a56,56I.e. 57 × 57 square matrixs, 16bit effectively identify correspondence
For a0,0~a0,15, it is FFFFH when effective, is 0000H, a when invalid0,0~a56,55For PCM data, a56,56For reserved place, fill out
Supplement preferably 0 with money；The square matrix that encoder matrix is 64 × 64；
As an example, coding module can be encoded using row encoder and column encoder, be easily designed realization
With reduction system design complexity, row encoder and column encoder take identical multinomial.
Specifically, corresponding 57 × 7 row check matrix data are obtained using the row data of 57 × 57 initial matrixs, as
One example, using extended hamming code as coding polynomial, the row vector of row check matrix specifically:
Wherein, ak,iRepresent corresponding the i-th column element of row k of initial matrix, sk,iRepresent the corresponding row k of row check matrix
I-th column element；
57 × 64 matrixes and the utilization extension Chinese after recycling the merging of 57 × 57 initial matrixs and 57 × 7 row check matrixes
Plain code obtains corresponding 7 × 64 column check matrix data as coding polynomial, merge obtain 64 after column check matrix data ×
64 encoder matrixs, as an example, using extended hamming code as coding polynomial, the column vector of column check matrix has respectively
Body are as follows:
Wherein, ai,kRepresent the corresponding i-th row kth column element of initial matrix, si,kRepresent corresponding i-th row of row check matrix
Kth column element, ci,kRepresent the corresponding i-th row kth column element of column check matrix, c'i,kRepresent column check matrix it is corresponding i-th+
56 row kth column elements；
Certainly, it is obtained using the column data of 57 × 57 initial matrixs and extended hamming code as coding polynomial corresponding
7 × 57 column check matrix data, 64 × 57 matrixes after recycling the merging of 57 × 57 initial matrixs and 7 × 57 column check matrixes
And corresponding 64 × 7 row check matrix data, merging rows check matrix number are obtained using extended hamming code as coding polynomial
64 × 64 encoder matrixs are obtained after, specific coding process is similar with the above process, does not make tired state herein.Using extended hamming code
As coding polynomial, the data after making coding obtain maximum Hamming distance, the error correcting capability of output data are improved, to reduce
The bit error rate of PCM signal.
Output buffer module is for receiving the encoder matrix data from coding module, by encoder matrix data buffer storage in defeated
FIFO out, the control instruction according to state management module export corresponding data to parallel serial conversion module, to improve PCM signal volume
The reliability of code system output signal coding.
As an example, the data output of output buffer module uses bytewise, wherein every 512 byte is 1 corresponding
Encoder matrix content, setting export data depth in FIFO, are more than or equal to 512 bytes when exporting corresponding data depth
When, export synchronous code 1ACFFC1D；Control wave of the FIFO according to state management module output is exported, it is default every one
1 byte data of period enabled output then reads 1 frame filler and realizes accordingly when the data depth of output FIFO is less than 512 bytes
Corresponding data output.Using filling frame technique, solves the problems, such as the data rate mismatch of coding front and back, maintain signal
Continuity, keep the transmission characteristic of channel.
As an example, Fig. 3 is the structural schematic diagram of the output data of the embodiment of the present invention.As shown in figure 3, the 1st word
Section and the fills of the 2nd byte are 00H, and expression data content is invalid data, and it is pretreated invalid to store a frame using ROM
Data are filled, to complete the asymmetric bring speeds match problem of input code flow and output code flow, and guarantee to compile the number after frame
According to matrix integrality, as an example, the system clock which uses inputs shift pulse control counter for 170MHz
Count range is 0~84, totally 85 periods, and when count value is 40, output shift pulse is enabled, monitors the 1st synchronization to work as
When code, count value is reset.It is 0~65 that output shift pulse control, which is count value, in totally 66 periods, is exported when count value is 10
Shift pulse is enabled.It is tested under identical environment, when transmitting terminal does not use coding of the invention, the bit error rate reaches 3%.Transmitting terminal
Using the coding of the system, receiving end uses corresponding decoding technique and multiple-symbol detection technology, can obtain the place of 6dB or more
Gain is managed, under same environmental conditions, the bit error rate drops to 0.1% hereinafter, significant effect.
A kind of PCM signal coding method, this method specifically:
S1. the external PCM signal of detection input and the first control instruction of output；The external PCM signal of input is gone here and there
And it converts；
Specifically, sampled according to external PCM signal of the preset clock cycle to input, shift and synchronous code inspection
It surveys, as an example, the preset clock cycle is twice of internal clock cycles, and carrying out sampling processing to input signal can be with
The diffusion of anti-stop signal metastable state, i.e. received signal with it is externally input inconsistent；
S2. start according to received first control instruction and encode, cataloged procedure specifically: receive and cache preset capacity
Serioparallel exchange data are added default marker and form initial matrix, carry out capable volume to initial matrix according to preset coding mode
Code and column coding obtain encoder matrix；Initial matrix includes effect mark data, PCM data and reserved data；
As an example, the data sent using the serioparallel exchange module of input FIFO caching preset capacity, are preset and are held
The data that the serioparallel exchange module of amount is sent are the PCM data of 3232bit, initial matrix be 16bit effectively identify, 3232bit
PCM data and 1bit reserved data, wherein initial matrix a0,0~a56,5657 × 57 square matrixs, 16bit is effective
Mark corresponds to a0,0~a0,15, it is FFFFH when effective, is 0000H, a when invalid0,0~a56,55For PCM data, a56,56It is reserved
Position, Filling power is preferably 0；The square matrix that encoder matrix is 64 × 64；
As an example, it is encoded using row encoder and column encoder, for easily designed realization and reduction system
System design complexities, row encoder and column encoder take identical multinomial.
Specifically, corresponding 57 × 7 row check matrix data are obtained using the row data of 57 × 57 initial matrixs, as
One example, using extended hamming code as coding polynomial, the row vector of row check matrix specifically:
Wherein, ak,iRepresent corresponding the i-th column element of row k of initial matrix, sk,iRepresent the corresponding row k of row check matrix
I-th column element；
57 × 64 matrixes and the utilization extension Chinese after recycling the merging of 57 × 57 initial matrixs and 57 × 7 row check matrixes
Plain code obtains corresponding 7 × 64 column check matrix data as coding polynomial, merge obtain 64 after column check matrix data ×
As an example, using extended hamming code as coding polynomial, the column vector of column check matrix has 64 initial matrixs respectively
Body are as follows:
Wherein, ai,kRepresent the corresponding i-th row kth column element of initial matrix, si,kRepresent corresponding i-th row of row check matrix
Kth column element, ci,kRepresent the corresponding i-th row kth column element of column check matrix, c'i,kRepresent column check matrix it is corresponding i-th+
56 row kth column elements；
Certainly, use the column data of 57 × 57 initial matrixs and extended hamming code obtain corresponding 7 as coding polynomial ×
57 column check matrix data, 64 × 57 matrixes after recycling the merging of 57 × 57 initial matrixs and 7 × 57 column check matrixes are simultaneously
Corresponding 64 × 7 row check matrix data, merging rows check matrix data are obtained using extended hamming code as coding polynomial
After obtain 64 × 64 encoder matrixs, specific coding process is similar with the above process, does not make tired state herein.Made using extended hamming code
For coding polynomial, the data after making coding obtain maximum Hamming distance, the error correcting capability of output data are improved, to reduce
The bit error rate of PCM signal.
S3. by encoder matrix data buffer storage in output FIFO, corresponding data are exported to progress according to the second control instruction
It is exported after parallel-serial conversion, to improve the reliability of exports coding signal.
As an example, corresponding data are exported using bytewise, wherein corresponding 1 encoder matrix of every 512 byte
Content, the data depth of setting output FIFO, when exporting corresponding data depth more than or equal to 512 byte, output one
A synchronous code 1ACFFC1D, i.e. output FIFO enable 1 byte data of output every a predetermined period according to second control signal,
When the data depth of output FIFO is less than 512 bytes, then corresponding data are filled to realize the output of corresponding data.Using filling
Frame technique solves the problems, such as the data rate mismatch of coding front and back, maintains the continuity of signal, keep the transmission of channel
Characteristic.
As it will be easily appreciated by one skilled in the art that the foregoing is merely illustrative of the preferred embodiments of the present invention, not to
The limitation present invention, any modifications, equivalent substitutions and improvements made within the spirit and principles of the present invention should all include
Within protection scope of the present invention.
Claims (10)
1. a kind of PCM signal coded system, which includes serioparallel exchange module, PCM detection module, coding module, state pipe
Manage module, output buffer module and parallel serial conversion module, wherein the serioparallel exchange module and PCM detection module are separately connected
Coding module, the state management module, output buffer module and parallel serial conversion module are sequentially connected, the state management module
Connect coding module and output buffer module；The external PCM signal that the serioparallel exchange module is used to input is synchronous and carries out
Coding module is sent to after serioparallel exchange；For realizing the parallel-serial conversion of output data, feature exists the parallel serial conversion module
In,
The PCM detection module is used to detect the external PCM signal of input and exports corresponding control instruction to coding module；
The coding module is used to start coding, cataloged procedure specifically: receive and delay according to the control instruction of PCM detection module
The serioparallel exchange data of preset capacity are deposited, default marker is added and forms initial matrix, according to preset coding mode to initial
Matrix carries out capable coding and column coding obtains encoder matrix；
The output buffer module is for receiving the encoder matrix data from coding module, by encoder matrix data buffer storage in defeated
FIFO out, the control instruction according to state management module export corresponding data to parallel serial conversion module, to improve PCM signal volume
The reliability of code system output signal coding.
2. a kind of PCM signal coded system according to claim 1, which is characterized in that the detection of the PCM detection module
Process are as follows: sampled according to external PCM signal of the preset clock cycle to input, shift and synchronous code detection, with realize
Differentiate the validity of the external PCM signal of input.
3. a kind of PCM signal coded system according to claim 1 or 2, which is characterized in that the string of the preset capacity is simultaneously
Change data be 3232bit PCM data, the initial matrix include 16bit effectively identify, the PCM data of 3232bit and
57 × 57 square matrixs of the reserved data of 1bit.
4. a kind of PCM signal coded system according to claim 3, which is characterized in that the preset coding mode are as follows:
Corresponding 57 × 7 row check matrix is obtained using the row data of 57 × 57 initial matrixs and extended hamming code as coding polynomial
Data using 57 × 64 matrixes after the merging of 57 × 57 initial matrixs and 57 × 7 row check matrixes and utilize extended hamming code
Corresponding 7 × 64 column check matrix data are obtained as coding polynomial, obtain 64 × 64 volumes after merging column check matrix data
Code matrix.
5. a kind of PCM signal coded system according to claim 3, which is characterized in that the preset coding mode are as follows:
Corresponding 7 × 57 column check matrix is obtained using the column data of 57 × 57 initial matrixs and extended hamming code as coding polynomial
Data, 64 × 57 matrixes and utilization extension Hamming after recycling the merging of 57 × 57 initial matrixs and 7 × 57 column check matrixes
Code obtains corresponding 64 × 7 row check matrix data as coding polynomial, obtains 64 × 64 after merging rows check matrix data
Encoder matrix.
6. a kind of PCM signal coding method, which is characterized in that this method specifically:
S1. differentiate whether the external PCM signal of input is effective and exports the first control instruction；By the external PCM signal of input into
Row serioparallel exchange；
S2. start according to received first control instruction and encode, cataloged procedure specifically: receive and cache the string of preset capacity simultaneously
Change data is added default marker and forms initial matrix, according to preset coding mode to initial matrix carry out row coding and
Column coding obtains encoder matrix；
S3. encoder matrix data buffer storage is exported corresponding data to progress according to the second control instruction and gone here and there in output FIFO
It is exported after conversion, to improve the reliability of exports coding signal.
7. a kind of PCM signal coding method according to claim 6, which is characterized in that differentiate the external PCM signal of input
Whether effectively specifically: sampled according to external PCM signal of the preset clock cycle to input, shift and synchronous code examine
It surveys, to realize the validity for the external PCM signal for differentiating input.
8. a kind of PCM signal coding method according to claim 6 or 7, which is characterized in that the string of the preset capacity is simultaneously
Change data be 3232bit PCM data, the initial matrix include 16bit effectively identify, the PCM data of 3232bit and
57 × 57 square matrixs of the reserved data of 1bit.
9. a kind of PCM signal coding method according to claim 8, which is characterized in that the preset coding mode are as follows:
Corresponding 57 × 7 row check matrix is obtained using the row data of 57 × 57 initial matrixs and extended hamming code as coding polynomial
Data using 57 × 64 matrixes after the merging of 57 × 57 initial matrixs and 57 × 7 row check matrixes and utilize extended hamming code
Corresponding 7 × 64 column check matrix data are obtained as coding polynomial, obtain 64 × 64 volumes after merging column check matrix data
Code matrix.
10. a kind of PCM signal coding method according to claim 8, which is characterized in that the preset coding mode
Are as follows: corresponding 7 × 57 column, which are obtained, as coding polynomial using the column data of 57 × 57 initial matrixs and extended hamming code verifies
Matrix data, 64 × 57 matrixes and utilization extension after recycling the merging of 57 × 57 initial matrixs and 7 × 57 column check matrixes
Hamming code obtains corresponding 64 × 7 row check matrix data as coding polynomial, obtains 64 after merging rows check matrix data
× 64 encoder matrixs.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910452184.8A CN110213019A (en) | 2019-05-28 | 2019-05-28 | A kind of PCM signal coded system and method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910452184.8A CN110213019A (en) | 2019-05-28 | 2019-05-28 | A kind of PCM signal coded system and method |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN110213019A true CN110213019A (en) | 2019-09-06 |
Family
ID=67789054
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910452184.8A Pending CN110213019A (en) | 2019-05-28 | 2019-05-28 | A kind of PCM signal coded system and method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110213019A (en) |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102223204A (en) * | 2011-06-02 | 2011-10-19 | 西安电子科技大学 | Code modulation method based on complete response CPM (continuous phase modulation) and Turbo product code |
| CN102594371A (en) * | 2011-01-18 | 2012-07-18 | 中兴通讯股份有限公司 | Method and device for interleaving processing of Turbo coding |
| CN102751996A (en) * | 2011-04-19 | 2012-10-24 | 深圳清华大学研究院 | High-performance low-complexity decoding method of block product codes TPC (Turbo Product Code) |
| CN102820890A (en) * | 2012-05-09 | 2012-12-12 | 天津大学 | Encoder device and method for short code length multi-system weighted repeat-accumulate code |
| CN102959891A (en) * | 2012-08-24 | 2013-03-06 | 华为技术有限公司 | A signal processing method, a system, a transmitting terminal, and a receiving terminal |
| CN203149557U (en) * | 2013-02-01 | 2013-08-21 | 中国科学院近代物理研究所 | Fault-tolerant asynchronous serial transceiver device based on field programmable gate array (FPGA) |
| CN104601180A (en) * | 2015-02-11 | 2015-05-06 | 东南大学 | Method and device for encoding two-dimensional product codes on basis of extended hamming codes |
| CN109314527A (en) * | 2017-05-05 | 2019-02-05 | 联发科技股份有限公司 | Improved QC-LDPC code |
-
2019
- 2019-05-28 CN CN201910452184.8A patent/CN110213019A/en active Pending
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102594371A (en) * | 2011-01-18 | 2012-07-18 | 中兴通讯股份有限公司 | Method and device for interleaving processing of Turbo coding |
| CN102751996A (en) * | 2011-04-19 | 2012-10-24 | 深圳清华大学研究院 | High-performance low-complexity decoding method of block product codes TPC (Turbo Product Code) |
| CN102223204A (en) * | 2011-06-02 | 2011-10-19 | 西安电子科技大学 | Code modulation method based on complete response CPM (continuous phase modulation) and Turbo product code |
| CN102820890A (en) * | 2012-05-09 | 2012-12-12 | 天津大学 | Encoder device and method for short code length multi-system weighted repeat-accumulate code |
| CN102959891A (en) * | 2012-08-24 | 2013-03-06 | 华为技术有限公司 | A signal processing method, a system, a transmitting terminal, and a receiving terminal |
| CN203149557U (en) * | 2013-02-01 | 2013-08-21 | 中国科学院近代物理研究所 | Fault-tolerant asynchronous serial transceiver device based on field programmable gate array (FPGA) |
| CN104601180A (en) * | 2015-02-11 | 2015-05-06 | 东南大学 | Method and device for encoding two-dimensional product codes on basis of extended hamming codes |
| CN109314527A (en) * | 2017-05-05 | 2019-02-05 | 联发科技股份有限公司 | Improved QC-LDPC code |
Non-Patent Citations (3)
| Title |
|---|
| 于连江: "用于插导频和装帧的多速率接口设计FPGA实现", 《科技信息》 * |
| 文富鹏: ""基于Chase算法的Turbo乘积码解码算法研究与应用"", 《中国优秀硕士学位论文全文数据库》 * |
| 魏延清: ""Turbo乘积码编译码算法研究及ASIC设计"", 《中国优秀硕士学位论文全文数据库》 * |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101969311B (en) | High-speed parallel segmented staggering Viterbi decoding method | |
| CN110471876A (en) | A kind of ultrahigh speed serial data channel system | |
| CN101489135B (en) | Encoder convenient for LDPC long code implementation on FPGA and encoding method | |
| CN101702639A (en) | Check value calculation method and device of cyclic redundancy check | |
| CN103885527A (en) | Clock skew compensation device based on RRC coding | |
| CN204633784U (en) | A kind of data transmission device | |
| CN104601180B (en) | Method and device for encoding two-dimensional product codes on basis of extended hamming codes | |
| CN103488596B (en) | A kind of data transmission device of link circuit self-adapting and data transmission method | |
| CN103532673A (en) | Distributed wireless meteorological encoding monitoring method, device and system | |
| CN100488059C (en) | Component coder and coding method, double-output Turbo coder and coding method | |
| CN104243083B (en) | A kind of data mapping method, device and electronic equipment | |
| CN108833321A (en) | Code CPM signal code block synchronization method based on differential phase waveform matching | |
| CN110474692A (en) | A kind of optical communication equipment, optical communication system, data transmission method and storage medium | |
| CN102420675B (en) | Methods and devices for transmitting and receiving using state information of buffer of data message | |
| CN107437976A (en) | A kind of data processing method and equipment | |
| CN201130945Y (en) | Apparatus capable of modulating and demodulating with variable speed | |
| CN110213019A (en) | A kind of PCM signal coded system and method | |
| CN2924672Y (en) | Pulse coding-decoding communication interface system with two-way data communication function | |
| CN105072058A (en) | Data positive and inverse-phase coding method and data transmission method based on optical fiber transmission | |
| CN105515614A (en) | Channel concatenated coding and decoding method for power line carrier communication and apparatus thereof | |
| CN204615911U (en) | A kind of modem chip of low-voltage powerline carrier communication and device | |
| CN103220007A (en) | TPC (Turbo Product Code) iterative decoding algorithm capable of adaptively adjusting unreliable subcode digit | |
| CN110189509A (en) | A kind of wireless long-distance meter-reading system | |
| CN102082629B (en) | Hardware coding method and circuit based on FEC (forward error correction) in 10G EPON ONU (Ethernet passive optical network optical network unit) | |
| CN113348780B (en) | Short burst transmission method under low signal-to-noise ratio suitable for satellite communication |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20190906 |