CN110176908B - Switched capacitor integrator based on dynamic amplifier - Google Patents

Switched capacitor integrator based on dynamic amplifier Download PDF

Info

Publication number
CN110176908B
CN110176908B CN201910421155.5A CN201910421155A CN110176908B CN 110176908 B CN110176908 B CN 110176908B CN 201910421155 A CN201910421155 A CN 201910421155A CN 110176908 B CN110176908 B CN 110176908B
Authority
CN
China
Prior art keywords
mos switch
phi
dynamic amplifier
mos
switch phi
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201910421155.5A
Other languages
Chinese (zh)
Other versions
CN110176908A (en
Inventor
马松
刘力源
冯鹏
刘剑
吴南健
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Institute of Semiconductors of CAS
Original Assignee
Institute of Semiconductors of CAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Institute of Semiconductors of CAS filed Critical Institute of Semiconductors of CAS
Priority to CN201910421155.5A priority Critical patent/CN110176908B/en
Publication of CN110176908A publication Critical patent/CN110176908A/en
Application granted granted Critical
Publication of CN110176908B publication Critical patent/CN110176908B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/005—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements using switched capacitors, e.g. dynamic amplifiers; using switched capacitors as resistors in differential amplifiers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45—Differential amplifiers
    • H03F3/45071—Differential amplifiers with semiconductor devices only
    • H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
    • H03F3/45179—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using MOSFET transistors as the active amplifying circuit

Abstract

A dynamic amplifier based switched capacitor integrator, comprising: the dynamic amplifier is used for amplifying an input signal and comprises an operational amplification module and a tail current bias module, wherein the operational amplification module is used for providing preset amplification gain, and the tail current bias module is used for providing bias current for the operational amplification module so as to determine the direct current working point of the operational amplification module; the two switch capacitor networks are respectively arranged at the positive input end and the reverse input end of the dynamic amplifier and are used for sampling an input signal in a first state and inputting the sampled signal to the dynamic amplifier in a second state; and the two integrating capacitors are respectively connected to the positive input end and the negative output end of the dynamic amplifier and the negative input end and the positive output end of the dynamic amplifier and are used for integrating the sampled signals. By employing a dynamic amplifier without capacitive loading, power consumption is greatly reduced.

Description

Switched capacitor integrator based on dynamic amplifier
Technical Field
The present disclosure relates to the field of integrated circuit technology, and in particular, to a dynamic amplifier based switched capacitor integrator.
Background
The switch capacitor integrator has wide application in analog filters and analog-digital converters, the traditional switch capacitor integrator based on a dynamic amplifier has high power consumption, the dynamic amplifier has no static power consumption, and the characteristic of switch operation of the dynamic amplifier makes the switch capacitor integrator suitable. However, the conventional dynamic amplifier has a capacitive load, which additionally increases power consumption.
Disclosure of Invention
Technical problem to be solved
In view of the above, the present disclosure provides a switched capacitor integrator based on a dynamic amplifier, wherein the dynamic amplifier does not use a large loaded capacitor, and the power loss of the integrator can be reduced and the gain of the integrator can be improved.
(II) technical scheme
The present disclosure provides a switched capacitor integrator based on a dynamic amplifier, comprising: the dynamic amplifier is used for amplifying an input signal and comprises an operational amplification module and a tail current bias module, wherein the operational amplification module is used for providing a preset amplification gain, and the tail current bias module is used for providing a bias current for the operational amplification module so as to determine a direct current working point of the operational amplification module; the two switch capacitor networks are respectively arranged at the positive input end and the negative input end of the dynamic amplifier and are used for sampling the input signal in a first state and inputting the sampled signal to the dynamic amplifier in a second state; and the two integrating capacitors are respectively connected to the forward input end and the reverse output end of the dynamic amplifier and the reverse input end and the forward output end of the dynamic amplifier and are used for integrating the sampled signals.
Optionally, the operational amplification module includes four MOS field effect transistors, each being M1、M2、MC1And MC2And comprising two MOS switches phirstSaid M is1And M2The grid of (A) is the reverse input end and the forward input end respectively, M1And M2Is connected to the source of M1And M2Respectively with said MC1And MC2Of said M source electrode connection, said MC1And MC2The drain electrodes of (1) are respectively the forward output end and the reverse output end, and are respectively passed through a MOS switch phirstAnd a reference voltage VDDAre connected to MC1And MC2Are connected.
Optionally, the operational amplification module further includes two bias capacitors, each of which is Cb1And Cb2Said C isb1And Cb2In series, and said Cb1And Cb2One end connected with the MC1And MC2Is connected to the gate of Cb1Is connected with the forward output end, Cb2Is connected with the reverse output end。
Optionally, the tail current bias module comprises a MOS switch ΦenMOS field effect transistor MT1、MT2And a resistor RB1Said M isT1And MT2After being connected with the resistor RB1Is connected to one end of, said MT1And MT2Is connected to ground, said MT1And the resistor RB1Is connected to one end of the resistor RB1Is connected with a preset voltage, MT2Through the MOS switch phienAnd said M1And M2Is connected to the source of (a).
Optionally, each of the switched capacitor networks includes a capacitor C, MOS switch Φ1MOS switch phi1eMOS switch phi2And MOS switch phi2eOne end of the capacitor C and the MOS switch phi1Connected with the other end passing through the MOS switch phi2eThe capacitor C is connected with the positive input end or the negative input end of the operational amplification module, and one end of the capacitor C is also connected with the positive input end or the negative input end of the operational amplification module through an MOS switch phi2The other end of the capacitor C is connected with the first common mode input voltage and is also connected with the other end of the capacitor C through an MOS switch phi1eConnected to the second common mode input voltage.
Optionally, the MOS switch further comprises an external clock for generating a clock signal to control the MOS switch Φ1MOS switch phi1eMOS switch phi2MOS switch phi2eMOS switch phirstAnd MOS switch phien。
Optionally, the first state is the MOS switch Φ1eAnd MOS switch phi1In a working state, the second state is the MOS switch phi2eAnd MOS switch phi2And the second state is operated after the first state.
Optionally, the MOS switch Φ1eAhead of the MOS switch phi1Working, wherein the working frequency is 3.072 MHz; the MOS switch phi2eAhead of the MOS switch phi2And the working frequency is 3.072 MHz.
Optionally, the MOS switch ΦenWorking continuously on MOS switches phirstThen, and the MOS switch phienAnd MOS switch phirstAnd the total operating interval of the MOS switch phi2Or phi2eThe working intervals are consistent.
Optionally, the operating frequency of the external clock is 6.144 MHz.
(III) advantageous effects
The switched capacitor integrator based on the dynamic amplifier has the following beneficial effects:
(1) the dynamic amplifier disclosed by the invention has no large load capacitance, so that the circuit area and complexity are saved, and useless power consumption is saved;
(2) the traditional PMOS load in the dynamic amplifier is changed into the MOS switch, so that the gain of the amplifier can be improved by about 2 times, the precision of the integrator is improved, the swing amplitude of the amplifier can be increased, and the linearity of the integrator is improved.
Drawings
Fig. 1 schematically illustrates a structural diagram of a dynamic amplifier-based switched capacitor integrator provided by an embodiment of the present disclosure.
Fig. 2 schematically shows a detailed structural diagram of a dynamic amplifier provided by an embodiment of the present disclosure.
Fig. 3 schematically illustrates an operation timing diagram of an external clock provided by the embodiment of the disclosure.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention more apparent, the present invention is described in further detail below with reference to specific embodiments and the accompanying drawings.
The switched capacitor integrator is a common analog circuit module and is widely used in an analog integrated filter and an analog-digital converter, a common dynamic amplifier is generally adopted in a traditional switched capacitor integrator circuit as an active amplification element, the power consumption of the traditional switched capacitor integrator circuit is often large, and in the embodiment of the disclosure, the switched capacitor integrator based on the dynamic amplifier is provided to reduce the power consumption of the integrator.
Referring to fig. 1, a switched capacitor integrator based on a dynamic amplifier in the present disclosure is described in detail with reference to fig. 2 and 3.
As shown in fig. 1, the switched capacitor integrator based on a dynamic amplifier in this embodiment includes a dynamic amplifier, two switched capacitor networks, and two integrating capacitors.
The dynamic amplifier is used for amplifying an input signal, and includes an operational amplification module and a tail current bias module, wherein the dynamic amplifier is used for providing a predetermined gain to amplify the input signal, and the tail current bias module is used for providing a bias current for the operational amplification module to determine a dc operating point of the operational amplification module, so that the operational amplification module starts to operate, in particular, refer to fig. 2.
The operational amplification module comprises four MOS field effect transistors, M1、M2、MC1And MC2And two MOS switches phirstAnd the four MOS field effect transistors form a cascode structure, so that a larger gain can be provided on the premise of not introducing an extra pole. Compared with the conventional dynamic amplifier, the dynamic amplifier in this embodiment does not include a PMOS current source load, but is composed of two reset MOS switches ΦrstInstead, the initial condition for the dynamic amplifier operation is set for resetting the output voltage to the supply voltage. M1And M2Adjacent arrangement, M1And M2The grid electrodes of the operational amplification module are respectively a reverse input end and a forward input end of the operational amplification module, M1And M2Are connected to each other, M1And M2Respectively with MC1And MC2Source connection of MC1And MC2The drains of the first and second transistors are respectively a forward output terminal and a reverse output terminal, and are respectively connected through a MOS switch phirstAnd a reference voltage VDDConnected when MOS switch phirstWhen the operational amplifier is switched on, the reverse output end and the forward output end of the operational amplifier module are reset to reference voltage MC1And MC2Are connected to each other.
The operational amplification module also comprises two bias capacitors which are respectively a capacitor Cb1And a capacitor Cb2The capacitance of the two bias capacitors is small, the capacitance Cb1And a capacitor Cb2In series, and a capacitor Cb1Is connected with the forward output terminal Von, a capacitor Cb1Another end of (1) and MC1Or MC2The gate of (1) is connected; capacitor Cb2Is connected with the reverse output terminal Vop, a capacitor Cb2Another end of (1) and MC1Or MC2Is connected to the gate of (a). For being MC1Or MC2The dynamic bias voltage is provided without deteriorating the set-up characteristics of the integrator due to its small capacitance value.
The tail current bias module comprises a MOS switch phienMOS field effect transistor MT1And MT2And a bias resistor RB1MOS field effect transistor MT1And MT2Form a current mirror, MT1And MT2After being connected with the resistor RB1Is connected at one end, MT1And MT2Is connected to ground, MT1Drain electrode of (1) and resistor RB1Is connected to a resistor RB1Is connected with a predetermined voltage, MT2Through a MOS switch phienAnd M1And M2Is connected to the source of (a). In MOS switch phirstWhen closed, the switch resets the forward output terminal Von and the reverse output terminal Vop to the reference voltage VDDThen when MOS switch phienWhen the tail current bias module is closed, the tail current bias module is connected into a circuit to provide sink current, so that the dynamic amplifier starts to work.
The operation phase of the dynamic amplifier disclosed in the embodiment of the present disclosure is divided into a common mode and a differential mode, and the sinking current will pull down the voltage of Von and the inverted output terminal Vop to a suitable output common mode voltage in terms of the common mode, preferably V in the embodiment of the present disclosureDDAt the same time, the differential mode signal is input and can pass through the integrating capacitor CInpAnd CInnAnd establishing differential mode output voltage to complete the integration function.
The two switched capacitor networks are respectively arranged at the forward input end and the reverse input end of the dynamic amplifier, and are used for sampling an input signal in a first state and inputting the sampled signal to the dynamic amplifier in a second state, and specifically, refer to fig. 1.
The two switched capacitor networks are respectively a forward input end switched capacitor network and a reverse input end switched capacitor network, and the forward input end switched capacitor network comprises a capacitor C, MOS and a switch phi1MOS switch phi1eMOS switch phi2And MOS switch phi2eOne end of the capacitor C and the MOS switch phi1Connected with the other end through a MOS switch phi2eOne end of the capacitor C is connected with the positive input end or the reverse input end of the operational amplification module through an MOS switch phi2Connected with the first common mode input voltage, and the other end of the capacitor C is connected with the second common mode input voltage through a MOS switch phi1eConnected to a second common mode input voltage; the inverting input switch capacitor network includes a capacitor C, MOS switch phi1MOS switch phi1eMOS switch phi2And MOS switch phi2eOne end of the capacitor C and the MOS switch phi1Connected with the other end through a MOS switch phi2eOne end of the capacitor C is connected with the positive input end or the reverse input end of the operational amplification module through an MOS switch phi2Connected with the first common mode input voltage, and the other end of the capacitor C is connected with the second common mode input voltage through a MOS switch phi1eConnected to the second common mode input voltage. The first state being a MOS switch phi1eAnd MOS switch phi1In working state, sampling the input signal via capacitor C, and in second state, sampling the input signal via MOS switch phi2eAnd MOS switch phi2And in the working state, the signal sampled by the capacitor C is transferred to the integrating capacitor and amplified, and the second state works after the first state.
And the two integrating capacitors are respectively connected to the positive input end and the negative output end of the dynamic amplifier and connected to the negative input end and the positive output end of the dynamic amplifier and are used for integrating the sampled signals. Specifically, the two integrating capacitors in this embodiment are respectively CInpAnd CInnWherein, CInpAcross the reverse input and the forward output of the dynamic amplifier, CInnAnd is connected between the positive input end and the negative output end of the dynamic amplifier in a bridging mode.
In this embodiment, the dynamic amplifier-based switched capacitor integrator further includes an external clock FCLKFor generating clock signals to control the MOS switch phi1MOS switch phi1eMOS switch phi2MOS switch phi2eMOS switch phirstAnd MOS switch phienThe clock signal provided is shown in FIG. 3. External clock F in this embodimentCLKHas a frequency of 6.144MHz and a MOS switch phi1eAhead of the MOS switch phi1Working, wherein the working frequency is 3.072 MHz; MOS switch phi2eAhead of the MOS switch phi2The working frequency is 3.072MHz, the over-sampling rate of 64 times of the audio signal with 24KHz bandwidth can be satisfied, and the MOS switch phi1And MOS switch phi2Do not overlap. MOS switch phienWorking continuously on MOS switches phirstThen, and the MOS switch phienAnd MOS switch phirstTotal operating interval and MOS switch phi2Or phi2eThe working intervals of the sampling capacitor and the integrating capacitor are consistent, and the sampling capacitor and the integrating capacitor can be ensured not to have large transient voltage drop at an output node due to charge sharing at the moment of switching on.
The switched capacitor integrator provided by the embodiment of the disclosure has a fully differential structure, and the work of the whole switched capacitor integrator is divided into a sampling phase and a transfer amplification phase, wherein the sampling phase is formed by a MOS switch phi1Control, transfer of amplified phase by MOS switch phi2Control, two capacitors C are sampling capacitors, phi1eAnd phi1Compared with the edge which comes earlier, the influence of the charge injection effect on the linearity can be reduced, and the bottom plate sampling technology is adopted. Two sampling capacitors C and an integrating capacitor CInp、CInnA capacitance feedback network is formed, and a virtual short effect is formed at the input end of the capacitance feedback network by means of the higher small signal voltage gain of the dynamic amplifier, so that signal charges collected by the sampling capacitor in a sampling phase are forced to be transferred to the integrating capacitor, and the integrating function is completed.
Up to this point, the present embodiment has been described in detail with reference to the accompanying drawings. From the above description, those skilled in the art should clearly recognize that the switched capacitor integrator based on the dynamic amplifier in the present disclosure. Embodiments of the present disclosure provide a switched capacitor integrator based on a dynamic amplifier, the use of which may reduce the power consumption of the integrator compared to conventional amplifiers. Meanwhile, the large load capacitor of the dynamic amplifier can be removed through proper time sequence arrangement, and power consumption is further reduced.
The above-mentioned embodiments are intended to illustrate the objects, technical solutions and advantages of the present invention in further detail, and it should be understood that the above-mentioned embodiments are only exemplary embodiments of the present invention, and are not intended to limit the present invention, and any modifications, equivalents, improvements and the like made within the spirit and principle of the present invention should be included in the protection scope of the present invention.

Claims (9)

1. A dynamic amplifier based switched capacitor integrator, comprising:
the dynamic amplifier is used for amplifying an input signal and comprises an operational amplification module and a tail current bias module, wherein the operational amplification module is used for providing preset amplification gain, the tail current bias module is used for providing bias current for the operational amplification module so as to determine a direct current working point of the operational amplification module, the operational amplification module comprises four MOS field effect transistors (MOSFETs), and the MOSFETs are M1、M2、MC1And MC2And comprising two MOS switches phirstSaid M is1And M2The grid of (A) is a reverse input end and a forward input end respectively, M1And M2Is connected to the source of M1And M2Respectively with said MC1And MC2Of said M source electrode connection, said MC1And MC2The drains of the first and second transistors are respectively a forward output terminal and a reverse output terminal, and are respectively connected through a MOS switch phirstAnd a reference voltage VDDAre connected to MC1And MC2The grid electrodes are connected;
the two switch capacitor networks are respectively arranged at the positive input end and the negative input end of the dynamic amplifier and are used for sampling the input signal in a first state and inputting the sampled signal to the dynamic amplifier in a second state;
and the two integrating capacitors are respectively connected to the forward input end and the reverse output end of the dynamic amplifier and the reverse input end and the forward output end of the dynamic amplifier and are used for integrating the sampled signals.
2. The dynamic amplifier based switched capacitor integrator of claim 1, wherein the operational amplification module further comprises two bias capacitors, each having a capacitance of Cb1And Cb2Said C isb1And Cb2In series, and said Cb1And Cb2One end connected with the MC1And MC2Is connected to the gate of Cb1Is connected with the forward output end, Cb2And the other end of the second switch is connected with the reverse output end.
3. The dynamic amplifier based switched capacitor integrator of claim 1, wherein the tail current bias module comprises a MOS switch ΦenMOS field effect transistor MT1、MT2And a resistor RB1Said M isT1And MT2After being connected with the resistor RB1Is connected to one end of, said MT1And MT2Is connected to ground, said MT1And the resistor RB1Is connected to one end of the resistor RB1Is connected with a preset voltage, MT2Through the MOS switch phienAnd said M1And M2Is connected to the source of (a).
4. The dynamic amplifier based switched capacitor integrator of claim 3, wherein each of the switched capacitor networks comprises a capacitor C, MOS switch Φ1MOS switch phi1eMOS switch phi2And MOS switch phi2eOne end of the capacitor C and the MOS switch phi1Connected with the other end passing through the MOS switch phi2eThe capacitor C is connected with the positive input end or the negative input end of the operational amplification module, and one end of the capacitor C is also connected with the positive input end or the negative input end of the operational amplification module through an MOS switch phi2The other end of the capacitor C is connected with the first common mode input voltage and is also connected with the other end of the capacitor C through an MOS switch phi1eConnected to the second common mode input voltage.
5. The dynamic amplifier based switched capacitor integrator of claim 4, further comprising an external clock for generating a clock signal to control the MOS switch Φ1MOS switch phi1eMOS switch phi2MOS switch phi2eMOS switch phirstAnd MOS switch phien。
6. The dynamic amplifier based switched capacitor integrator of claim 5, wherein the first state is the MOS switch Φ1eAnd MOS switch phi1In a working state, the second state is the MOS switch phi2eAnd MOS switch phi2And the second state is operated after the first state.
7. The dynamic amplifier based switched capacitor integrator of claim 5, wherein the MOS switch Φ1eAhead of the MOS switch phi1Working, wherein the working frequency is 3.072 MHz; the MOS switch phi2eAhead of the MOS switch phi2And the working frequency is 3.072 MHz.
8. The dynamic amplifier based switched capacitor integrator of claim 5, wherein the MOS switch ΦenWorking continuously on MOS switches phirstThen, and the MOS switch phienAnd MOS switch phirstAnd the total operating interval of the MOS switch phi2Or phi2eThe working intervals are consistent.
9. The dynamic amplifier based switched capacitor integrator of claim 5, wherein the external clock has an operating frequency of 6.144 MHz.
CN201910421155.5A 2019-05-20 2019-05-20 Switched capacitor integrator based on dynamic amplifier Active CN110176908B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201910421155.5A CN110176908B (en) 2019-05-20 2019-05-20 Switched capacitor integrator based on dynamic amplifier

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201910421155.5A CN110176908B (en) 2019-05-20 2019-05-20 Switched capacitor integrator based on dynamic amplifier

Publications (2)

Publication Number Publication Date
CN110176908A CN110176908A (en) 2019-08-27
CN110176908B true CN110176908B (en) 2020-11-10

Family

ID=67691702

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910421155.5A Active CN110176908B (en) 2019-05-20 2019-05-20 Switched capacitor integrator based on dynamic amplifier

Country Status (1)

Country Link
CN (1) CN110176908B (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4520283A (en) * 1981-09-01 1985-05-28 Itsuo Sasaki Band pass filter with a switched capacitor
US6344767B1 (en) * 2000-01-28 2002-02-05 The Hong Kong University Of Science And Technology Switched-opamp technique for low-voltage switched capacitor circuits
CN1933324A (en) * 2005-09-12 2007-03-21 三洋电机株式会社 Differential operational amplifier
CN101625718A (en) * 2009-06-19 2010-01-13 复旦大学 Double sampling integrator
CN109474249A (en) * 2018-09-25 2019-03-15 东南大学 High-gain high linearity dynamic amplifier applied to ADC

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4520283A (en) * 1981-09-01 1985-05-28 Itsuo Sasaki Band pass filter with a switched capacitor
US6344767B1 (en) * 2000-01-28 2002-02-05 The Hong Kong University Of Science And Technology Switched-opamp technique for low-voltage switched capacitor circuits
CN1933324A (en) * 2005-09-12 2007-03-21 三洋电机株式会社 Differential operational amplifier
CN101625718A (en) * 2009-06-19 2010-01-13 复旦大学 Double sampling integrator
CN109474249A (en) * 2018-09-25 2019-03-15 东南大学 High-gain high linearity dynamic amplifier applied to ADC

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Modeling of Non-Ideal Switch-Capacitor Integrator and Its Effect on Baseband Sigma-Delta Modulator Stability and Output Dynamic Range;Pooya Torkzadeh等;《2005 International Conference on Microelectronics》;20060213;正文摘要部分和第Ⅰ、Ⅱ节，图1、2 *

Also Published As

Publication number Publication date
CN110176908A (en) 2019-08-27

Similar Documents

Publication Publication Date Title
US9973198B2 (en) Telescopic amplifier with improved common mode settling
US20140197887A1 (en) Telescopic OP-AMP With Slew Rate Control
EP2251977A2 (en) Low-noise, low-power, low drift offset correction in operational and instrumentation amplifiers
JP2000183671A (en) Amplifier having dynamic compensation and method
JP2762868B2 (en) Voltage comparison circuit
US7782096B2 (en) Track-and-hold circuit with low distortion
WO2001056037A1 (en) A switched-opamp technique for low-voltage switched-capacitor circuits
CN108259007B (en) Enhancement circuit applied to operational amplifier conversion rate
CN116232331A (en) Dynamic error elimination integrator applied to high-precision Sigma-Delta ADC
CN110098810B (en) Switched capacitor integrator
CN111585518B (en) High-speed low-power-consumption differential dynamic operational amplifier applicable to noise shaping structure ADC
CN110176908B (en) Switched capacitor integrator based on dynamic amplifier
JPH0434239B2 (en)
US7138848B2 (en) Switched capacitor integrator system
US5923206A (en) Charge injection cancellation technique
CN111313871A (en) Dynamic pre-amplifying circuit and dynamic comparator
EP2293434B1 (en) Switched amplifier circuit arrangement and method for switched amplification
CN116260467A (en) Modulator for high-precision low-power consumption A/D converter
US3900743A (en) Charge amplifier
CN215682235U (en) Circuit and comparator
CN108199700B (en) High-precision comparator circuit
Sung et al. A comparison of second-order sigma-delta modulator between switched-capacitor and switched-current techniques
JP3047828B2 (en) Comparator circuit
CA1293031C (en) Sample holding circuit
TW202308293A (en) Charge-steering amplifier-based amplification circuit

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant