CN110134325A - Storage control device and memory control methods - Google Patents
Storage control device and memory control methods Download PDFInfo
- Publication number
- CN110134325A CN110134325A CN201810133510.4A CN201810133510A CN110134325A CN 110134325 A CN110134325 A CN 110134325A CN 201810133510 A CN201810133510 A CN 201810133510A CN 110134325 A CN110134325 A CN 110134325A
- Authority
- CN
- China
- Prior art keywords
- physical address
- memory
- functional circuit
- range
- permission
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/78—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure storage of data
- G06F21/79—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure storage of data in semiconductor storage media, e.g. directly-addressable memories
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/0604—Improving or facilitating administration, e.g. storage management
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/062—Securing storage systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0629—Configuration or reconfiguration of storage systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0638—Organizing or formatting or addressing of data
- G06F3/0644—Management of space entities, e.g. partitions, extents, pools
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Human Computer Interaction (AREA)
- Computer Security & Cryptography (AREA)
- Computer Hardware Design (AREA)
- Software Systems (AREA)
- Storage Device Security (AREA)
Abstract
The present invention relates to a kind of storage control device and memory control methods.The memory control methods are the following steps are included: receive a physical address of a memory from a functional circuit.A range-based searching table is inquired according to physical address to determine an area identity.A device identification code and area identity according to corresponding function circuit inquire a permission look-up table to determine functional circuit to an operating right of the physical address of memory.
Description
Technical field
The present invention in particular to one kind and is weighed about a kind of storage control device and memory control methods
Limit controls related storage control device and memory control methods.
Background technique
With the development of science and technology various electronic product continues to introduce new.Many electronic products carry various function electricity
Road, to realize various functions.Under the considering of message safety, system needs to carry out functional circuit the control of operating right.
It traditionally, is to divide the memory into two regions, a region is given completely open permission and (can be read out and can be into
Row write enters), fractional open permission (only can be read or only writable) is given in another region.Each functional circuit is set to correspond to
A region therein, such as say that decoding circuit corresponds to the memory area of completely open permission, and network access circuit is corresponding
In the memory area that can be only written.
However, the use that the mode for only dividing the memory into two regions will make system that can not properly plan memory, example
Memory such as can not be flexibly used under the premise of compromise between security.
Summary of the invention
The present invention, will according to the quantity of functional circuit about a kind of storage control device and memory control methods
Memory is set out multiple regions (domain), and each functional circuit corresponds to each region.Each functional circuit is for each
There is corresponding operating right in region.In this way, which each functional circuit can flexibly plan its corresponding region, without limiting to
The planning mode in two regions is fixed in tradition.
According to the first aspect of the invention, a kind of memory control methods are proposed.Memory control methods include following step
It is rapid: a physical address of a memory is received from a functional circuit.A range-based searching table is inquired according to the physical address to determine
One area identity.According to a device identification code of the corresponding functional circuit and the area identity inquire a permission look-up table with
Determine the functional circuit to an operating right of the physical address of the memory.
According to the second aspect of the invention, a kind of storage control device is proposed.Storage control device includes a range
Processing circuit and a permission processing circuit.The range processing circuit to from a functional circuit receive a memory one physically
Location, and a range-based searching table is inquired according to the physical address to obtain an area identity.The permission processing circuit is according to corresponding
One device identification code of the functional circuit and the area identity inquire a permission look-up table to determine that the functional circuit deposits this
One operating right of the physical address of reservoir.
According to the third aspect of the invention we, a kind of memory control methods are proposed.Memory control methods include following step
Suddenly.A physical address of a memory is received from a functional circuit.A security context indication signal is received from the functional circuit.It should
Functional circuit is a processor.According to the security context indication signal, confirm whether the functional circuit is located at a security context mould
Formula.If the functional circuit is located at the security context mode, which directly carries out the physical address of the memory
Operation.If the functional circuit is not located at the security context mode, determine the functional circuit to the physical address of the memory
An operating right, which operates according to the physical address of the operating right to the memory.
According to the fourth aspect of the invention, a kind of storage control device is proposed.Storage control device includes a safety
Environment decision circuitry and a permission processing circuit.The security context decision circuitry is to receive a memory from a functional circuit
One physical address, and a security context indication signal is received from the functional circuit.The functional circuit is a processor.The safety collar
Border decision circuitry confirms whether the functional circuit is located at a security context mode according to the security context indication signal.If the function
Energy circuit is located at the security context mode, then the functional circuit directly operates the physical address of the memory.If should
Functional circuit is not located at the security context mode, then the permission processing circuit determines the functional circuit to the entity of the memory
One operating right of address, the functional circuit are operated according to the physical address of the operating right to the memory.
More preferably understand to have to above-mentioned and other aspect of the invention, special embodiment below, and cooperates attached drawing detailed
Carefully it is described as follows:
Detailed description of the invention
Fig. 1 depicts the schematic diagram of the storage control device according to an embodiment.
Fig. 2 depicts the flow chart of the memory control methods according to an embodiment.
Fig. 3 depicts the schematic diagram of storage control device according to another embodiment.
Fig. 4 depicts the flow chart of memory control methods according to another embodiment.
Fig. 5 depicts the schematic diagram of range-based searching table.
Fig. 6 depicts the schematic diagram of storage control device according to another embodiment.
Fig. 7 depicts the flow chart of memory control methods according to another embodiment.
Fig. 8 is painted the schematic diagram of screening table.
Fig. 9 depicts the schematic diagram of storage control device according to another embodiment.
Figure 10 depicts the flow chart of memory control methods according to another embodiment.
Symbol description
100,200,300,400: storage control device
130,230: range processing circuit
140: permission processing circuit
231: range index device
232: range-based searching device
320: screening circuit
321: systematic searching device
322: permission finder
450: security context decision circuitry
800,800': functional circuit
900: memory
AU: authority credentials
DID: device identification code
DM: region
GIX: classified index code
LUT2: screening table
LUT3, LUT3': range-based searching table
LUT4: permission look-up table
PA: physical address
RID: area identity
RIX: range index code
S110, S130, S140, S150, S230, S231, S232, S320, S321, S322: step
SI: security context indication signal
Specific embodiment
Fig. 1 is please referred to, the schematic diagram of the storage control device 100 according to an embodiment is depicted.Memory control
Device 100 includes a range processing circuit 130 and an operating right processing circuit 140.Each region of memory 900 all has
One physical address (physical address) PA, and functional circuit 800 is then represented it using physical address PA and is intended to hold
The region of the memory 900 of row operation.In the present embodiment, functional circuit 800 provides physical address PA, for range processing electricity
Road 130 and permission processing circuit 140 confirm functional circuit 800 to an operating right of physical address PA accordingly.Functional circuit 800
E.g. execute central processing unit, video processor or the graphics processor of operating system.Range processing circuit 130 and permission
Processing circuit 140 is, for example, the storage electricity of a chip, a circuit board, the circuit module in a chip or storage arrays source code
Road.The function mode of each item is described in detail referring to flow chart further below.
Referring to figure 2., the flow chart of the memory control methods according to an embodiment is depicted.In the present embodiment,
Memory 900 is set out multiple regions (domain) DM.In the present embodiment, the corresponding area identity of each region DM
(range ID) RID, however in other embodiments, multiple regions DM can correspond to same area identity (range ID)
RID.Each functional circuit 800 corresponds respectively to one or more regions DM.Each functional circuit 800 has pair each region DM
The operating right answered, e.g. completely open permission (can be read out and can be written) or the open permission of part are (only readable
It takes or only writable).In this way, system resilience plan the corresponding region DM of each functional circuit 800, without limit to
The planning mode in two regions is fixed in tradition.
As shown in Fig. 2, in step s 110, functional circuit 800 provides the physical address PA of memory 900 to range processing
Circuit 130.In detail, when system, which is intended to control function circuit 800, to be operated using the physical address PA of memory 900, function
Physical address PA is sent to range processing circuit 130 first by energy circuit 800.Then, in step s 130, according to physical address
PA, range processing circuit 130 inquires a range-based searching table LUT3, to obtain an area identity RID.Range-based searching table LUT3 can
To be stored in memory 900, or it is stored in another storage device.Table one is please referred to, indicates range-based searching table LUT3
An example.Area identity RID corresponds to memory 900 from a certain initial address to the successive range of a certain end address.
130 query context look-up table LUT3 of range processing circuit, can learn physical address PA falls within which initial address and which knot
Between beam address, and accordingly inquire area identity RID.
Table one
In step S140, permission processing circuit 140 is provided according to aforementioned range identification code RID and functional circuit 800
One device identification code (device ID) DID inquires a permission look-up table LUT4, to determine functional circuit 800 to physical address PA
An operating right.Permission look-up table LUT4 can be stored in memory 900, or be stored in another storage device.Please
Referring to table two, an example of permission look-up table LUT4 is indicated.In one embodiment, operating right can carry out table through two codes
Show (such as two bits), for example, first yard for write-in permission (" 0 " represent can not be written, " 1 " represent it is writable), second code is
Read permission (" 0 " represents non-readable, " 1 " representative and can be read).For example, " 00 " represents and can not be written and non-readable, "
01 " representing can not be written but can be read, and " 10 " represent writable but non-readable, and " 11 " represent writable and can be read.
Table two
Then, in step S150, storage control device 100 can be grasped memory 900 according to operating right
Make.Through above-described embodiment, system can flexibly plan region corresponding to each functional circuit 800 in memory 900
DM, then the inquiry of range-based searching table LUT3 and permission look-up table LUT4 is penetrated it can be learnt that corresponding operating right.In this way,
The planning of memory 900 becomes more flexible.
Referring to figure 3., it is painted the schematic diagram of storage control device 200 according to another embodiment.The present embodiment
Storage control device 200 and storage control device 100 are the difference is that range processing circuit 230, remaining something in common,
It is not repeated to describe.In the present embodiment, the elasticity that memory 900 is planned in order to further increase, can plan memory
Mono- region DM of the multiple discontinuous page (page) Lai Zucheng in 900.The size of each page is, for example, 4KB.
Range processing circuit 230 includes a range index device 231 and a range-based searching device 232.Further below referring to stream
The function mode of each item is described in detail in journey figure.
Referring to figure 4., it is painted the flow chart of memory control methods according to another embodiment.In the present embodiment,
Step S230 includes step S231 and step S232.In step S231, after range index device 231 receives physical address PA,
Conversion entity address PA is that range index code a RIX, each range index code RIX corresponds to the range of a page.Citing comes
It says, range index device 231 is, for example, to calculate range index code RIX according to following formula (1).
In step S232, range-based searching device 232 is according to range index code RIX, query context look-up table LUT3', to obtain
Obtain area identity RID.Referring to figure 5., it is painted the schematic diagram of range-based searching table LUT3'.As shown in figure 5, each range rope
Draw the corresponding area identity RID of yard RIX.In this example, it is assumed that be divided into 16 region DM (each for memory 900
Region DM is made of the discontinuous page (page)), then 4 bits are needed to indicate 16 different area identity RID.It lifts
For example, the area identity RID " 0011 " that can be inquired from range index code RIX " 1 "；It can from range index code RIX " 2 "
To inquire area identity RID " 0100 ".
Different functional circuits has different device identification code DID.After inquiring area identity RID, Ji Ke
In step S140, with permission processing circuit 140 according to device identification code DID and area identity RID, search access right look-up table
LUT4, to determine functional circuit 800 to the operating right of physical address PA.
Similarly, in step S150, storage control device 200 can be carried out memory 900 according to operating right
Operation.Through above-described embodiment, each functional circuit 800 can flexibly plan multiple discontinuous pages in memory 900
Face forms a region DM, then through range-based searching table LUT3' and permission look-up table LUT4 inquiry it can be learnt that corresponding
Operating right.In this way, which the planning of memory 900 becomes more flexible.However, about being wrapped by taking the memory 900 of 4G as an example
Containing 1048576 pages (page), that is, need to record 1048576 groups of range index code RIX, and with by 900th area of memory
It is divided into for 16 region DM, then each area identity RID at least needs 4 bits.In the scenario above, range-based searching table
Storage space required for LUT3' will be very huge.
Fig. 6 is please referred to, the schematic diagram of storage control device 300 according to another embodiment is painted.The present embodiment
Storage control device 300 and storage control device 200 are the difference is that storage control device 300 further includes a screening
Circuit 320, remaining something in common are not repeated to describe.In the present embodiment, it in order to further speed up processing speed, is determining
It before permission, is first screened, to filter out the physical address PA with the open permission of part, and only for these physical address PA
Judged, and then shortens the processing time.
Screening circuit 320 includes a systematic searching device 321 and a permission finder 322.Further below referring to flow chart
The function mode of each item is described in detail.
Fig. 7 is please referred to, the flow chart of memory control methods according to another embodiment is painted.In the present embodiment,
Step S320 is also executed before step S230.In step S320, screening circuit 320 is according to one screening of physical address PA inquiry
Table LUT2 corresponds to a completely open permission or a part of open power to analyze the physical address PA of the offer of functional circuit 800
Limit.Screening table LUT2 can be stored in memory 900, or be stored in another storage device.Step S320 includes step
S321 and step S322.In step S321,321 conversion entity address PA of systematic searching device is a classified index code GIX, each
Classified index code GIX corresponds to the memory range of a particular size, such as says the range of 1MB, at this time classified index device 321
Classified index code GIX is calculated according to following formula (2) in this way.
In step S322, permission finder 322 is according to classified index code GIX, inquiry screening table LUT2, to inquire reality
One of the corresponding completely open permission of body address PA and the open permission of part.Fig. 8 is please referred to, is painted screening table LUT2's
Schematic diagram.As shown in figure 8, the corresponding authority credentials AU of each classified index code GIX.Authority credentials AU only needs to be indicated by 1 bit,
For example, authority credentials AU " 0 " can be inquired from classified index code GIX " 1 "；It can be inquired from classified index code GIX " 2 "
Authority credentials AU " 1 ".The authority credentials AU of " 0 " represents fractional open permission, and the authority credentials AU of " 1 " represents completely open power.
If physical address PA corresponds to fractional open permission, this physical address PA is sent to range processing circuit 230,
To continue the analysis processing of permission.After physical address PA is transferred to range processing circuit 230, then step is continued to execute
S230.The step S230 of the present embodiment is same as above, is not repeated to describe herein.
If physical address PA corresponds to completely open permission, this functional circuit 800 can be directly opened according to this physical address
The operation that PA is read out or is written to memory 900.In this way, screening step (the step carried out in processing authority
S320 the physical address PA with part permission completely) can be filtered out, and can skip subsequent step S234 and S240 permission
Analysis judged only for these physical address, and then shorten processing the time.In addition, being opened completely through the embodiment of Fig. 6
The memory portion for limit of delegating power does not need to be stored in range-based searching table LUT3' and permission look-up table LUT4 again, therefore solves Fig. 3
Range-based searching table LUT3' needs the problem of huge storage space in embodiment.Such as it says in the memory 900 of 4G only
512Mb needs binding authority, then 7/8 look-up table storage space can be saved through the embodiment of Fig. 6.Another embodiment
In, screening table LUT2 can be directly built among SRAM.Since screening table LUT2 is the money that must be searched in the embodiment of Fig. 6
Material, the delay for reading DRAM can be greatly reduced by being directly built in SRAM.Although SRAM cost is height compared with DRAM, due to screening table
LUT2 only needs minimum space, therefore is still unlikely to increase too manufacturing cost.
Fig. 9 is please referred to, the schematic diagram of storage control device 400 according to another embodiment is painted.The present embodiment
Storage control device 400 and storage control device 100 are the difference is that storage control device 400 further includes a safety
Environment decision circuitry 450, and one of them functional circuit 800' is a processor, remaining something in common is not repeated to describe.?
In the present embodiment, functional circuit 800' is a processor, and has the function of changeable security context mode/insecure environments mode
Energy.When functional circuit 800' is in security context mode, permission standard-sized sheet；Functional circuit 800' is in insecure environments mode
When, as other function circuit 800 need to open corresponding permission through above-mentioned control method.It is detailed referring to flow chart further below
Describe the function mode of bright each item in detail.
Figure 10 is please referred to, the flow chart of memory control methods according to another embodiment is painted.In the present embodiment,
Step S460 is also executed before after step silo.In step S460, security context decision circuitry 450 is from a functional circuit
800' receives a security context indication signal SI.Functional circuit 800' is, for example, a processor.
Then, in step S470, security context decision circuitry 450 confirms function according to security context indication signal SI
Whether circuit 800' is located at a security context mode.
If functional circuit 800' is located at security context mode, S480 is entered step.If functional circuit 800' is not located at peace
Full ambient engine mode, then enter step S130.The program entered step after S130 is same as above, herein not in repeated description.
In step S480, functional circuit 800' can the physical address PA directly to memory 900 operate.So
One, when functional circuit 800' is located at security context mode, functional circuit 800' can be allowed to possess the whole to memory 900
Permission.
Although however, it is not to limit the invention in conclusion the present invention is disclosed as above with embodiment.Institute of the present invention
Belong in technical field and have usually intellectual, without departing from the spirit and scope of the present invention, when various change and profit can be made
Decorations.Therefore, subject to protection scope of the present invention ought be defined by tbe claims.
Claims (21)
1. a kind of memory control methods, comprising:
A physical address of a memory is received from a functional circuit；
A range-based searching table is inquired according to the physical address to determine an area identity；And
A permission look-up table is inquired according to a device identification code of the corresponding functional circuit and the area identity to determine the function
An operating right of the energy circuit to the physical address of the memory.
2. memory control methods as described in claim 1, which is characterized in that the area identity corresponds to the memory
A section.
3. memory control methods as described in claim 1, which is characterized in that the operating right includes a reading permission and one
At least one of permission is written.
4. memory control methods as described in claim 1, which is characterized in that the step of inquiring the range-based searching table include:
The physical address is converted as a range index code, which corresponds to the range of a page of the memory；With
And
The range-based searching table is inquired according to the range index code to determine the area identity.
5. memory control methods as described in claim 1, which is characterized in that further include:
A screening table is inquired according to the physical address to determine that the physical address corresponds to a completely open permission and some
One of open permission, if the physical address corresponds to the fractional open permission, carries out this and looks into according to the physical address
Ask the step of range-based searching table is to obtain the area identity.
6. memory control methods as claimed in claim 5, which is characterized in that according to the physical address inquire the screening table with
Determine that the step of physical address corresponds to one of the complete open permission and the open permission of the part includes:
The physical address is converted as a classified index code, which corresponds to the memory range of a particular size；With
And
The screening table is inquired according to the classified index code to inquire the physical address corresponding to the complete open permission and the portion
One of open permission of part.
7. memory control methods as described in claim 1, which is characterized in that further include:
A security context indication signal is received from the functional circuit, which is a processor；
According to the security context indication signal, confirm whether the functional circuit is located at a security context mode；And
If the functional circuit is located at the security context mode, which directly carries out the physical address of the memory
Operation.
8. memory control methods as described in claim 1, which is characterized in that the security context indication signal is one non-security
Byte code.
9. a kind of storage control device, comprising:
One range processing circuit, to receive a physical address of a memory from a functional circuit, and according to the physical address
A range-based searching table is inquired to obtain an area identity；And
One permission processing circuit is inquired a permission according to a device identification code of the corresponding functional circuit and the area identity and is looked into
Table is looked for determine the functional circuit to an operating right of the physical address of the memory.
10. storage control device as claimed in claim 9, which is characterized in that correspond to the storage in the area identity
One section of device.
11. storage control device as claimed in claim 9, which is characterized in that the operating right include one read permission and
At least one of one write-in permission.
12. storage control device as claimed in claim 9, which is characterized in that the range processing circuit includes:
One range index device, to convert the physical address as a range index code, which corresponds to the memory
A page range；And
One range-based searching device inquires the range-based searching table according to the range index code to determine the area identity.
13. storage control device as claimed in claim 9, which is characterized in that further include:
One screening circuit is coupled between the functional circuit and the range processing circuit, to according to physical address inquiry one
Screening table is to determine that the physical address corresponds to one of a completely open permission and a part of open permission, if the entity
Address corresponds to the fractional open permission, then transmits the physical address to the range processing circuit.
14. storage control device as claimed in claim 13, which is characterized in that the screening circuit includes:
One classified index device, to convert the physical address as a classified index code, it is specific big which corresponds to one
Small memory range；And
One permission finder, to inquire the screening table according to the classified index code to determine that the physical address corresponds to this completely
One of open permission and the open permission of the part.
15. storage control device as claimed in claim 9, which is characterized in that further include:
One security context decision circuitry, to receive a security context indication signal from the functional circuit, which is one
Processor, the security context decision circuitry confirm whether the functional circuit is located at a safety according to the security context indication signal
Environmental pattern, if the functional circuit is located at the security context mode, the functional circuit directly to the memory this physically
Location is operated.
16. storage control device as claimed in claim 15, which is characterized in that the security context indication signal is a non-peace
Full byte code.
17. a kind of memory control methods, comprising:
A physical address of a memory is received from a functional circuit；
A security context indication signal is received from a processor；
According to the security context indication signal, confirm whether the processor is located at a security context mode；
If the processor is located at the security context mode, which directly grasps the physical address of the memory
Make；And
If the processor is not located at the security context mode, determine the functional circuit to the one of the physical address of the memory
Operating right, the functional circuit are operated according to the physical address of the operating right to the memory.
18. memory control methods as claimed in claim 17, which is characterized in that determine the functional circuit to the memory
The step of operating right of the physical address includes:
A range-based searching table is inquired according to the physical address to determine an area identity；And
A permission look-up table is inquired according to a device identification code of the corresponding functional circuit and the area identity to determine the function
The operating right of energy circuit to the physical address of the memory.
19. a kind of storage control device, comprising:
One security context decision circuitry, to receive a physical address of a memory from a functional circuit, and it is electric from the function
Road receives a security context indication signal, which is a processor, and the security context decision circuitry is according to the safety collar
Border indication signal, confirms whether the functional circuit is located at a security context mode, if the functional circuit is located at the security context mould
Formula, then the functional circuit directly operates the physical address of the memory；And
One permission processing circuit, if the functional circuit is not located at the security context mode, which determines the function
Energy circuit is to an operating right of the physical address of the memory, and the functional circuit is according to the operating right to the memory
The physical address is operated.
20. storage control device as claimed in claim 19, which is characterized in that the security context indication signal is a non-peace
Full byte code.
21. storage control device as claimed in claim 19, which is characterized in that further include:
One range processing circuit, to according to the physical address inquire a range-based searching table to determine an area identity, the power
It limits processing circuit and inquires a permission look-up table according to a device identification code of the corresponding functional circuit and the area identity with certainly
The operating right of the fixed functional circuit to the physical address of the memory.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810133510.4A CN110134325A (en) | 2018-02-09 | 2018-02-09 | Storage control device and memory control methods |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810133510.4A CN110134325A (en) | 2018-02-09 | 2018-02-09 | Storage control device and memory control methods |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN110134325A true CN110134325A (en) | 2019-08-16 |
Family
ID=67567800
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201810133510.4A Pending CN110134325A (en) | 2018-02-09 | 2018-02-09 | Storage control device and memory control methods |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110134325A (en) |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4669043A (en) * | 1984-02-17 | 1987-05-26 | Signetics Corporation | Memory access controller |
| US20110023027A1 (en) * | 2009-07-24 | 2011-01-27 | Kegel Andrew G | I/o memory management unit including multilevel address translation for i/o and computation offload |
| CN102063382A (en) * | 2009-11-12 | 2011-05-18 | 慧荣科技股份有限公司 | Data storage device, controller and method for accessing data in suborder memory |
| TW201447582A (en) * | 2013-03-14 | 2014-12-16 | Nvidia Corp | Migration scheme for unified virtual memory system |
-
2018
- 2018-02-09 CN CN201810133510.4A patent/CN110134325A/en active Pending
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4669043A (en) * | 1984-02-17 | 1987-05-26 | Signetics Corporation | Memory access controller |
| US20110023027A1 (en) * | 2009-07-24 | 2011-01-27 | Kegel Andrew G | I/o memory management unit including multilevel address translation for i/o and computation offload |
| CN102063382A (en) * | 2009-11-12 | 2011-05-18 | 慧荣科技股份有限公司 | Data storage device, controller and method for accessing data in suborder memory |
| TW201447582A (en) * | 2013-03-14 | 2014-12-16 | Nvidia Corp | Migration scheme for unified virtual memory system |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI616762B (en) | Dynamic data masking method and data library system | |
| CN104091129B (en) | A kind of data processing method and device | |
| CN103345469B (en) | The storage of set of numbers, querying method and device thereof | |
| US11699085B2 (en) | Methods and arrangements to identify activation profile context in training data | |
| US9489328B2 (en) | System on chip and method for accessing device on bus | |
| CN103870480A (en) | Dynamic data masking method and database system | |
| CN102810116B (en) | Automatic routing and load balancing method and system based on database connection | |
| CN102422256A (en) | Method for accessing a portable data storage medium with auxiliary module and portable data storage medium | |
| CN114338413B (en) | Method, device and storage medium for determining topological relation of equipment in network | |
| JP4367643B2 (en) | Data storage system, data storage method, and data storage program | |
| US20180102789A1 (en) | Computer-readable recording medium, encoding apparatus, and encoding method | |
| CN104898991A (en) | Automatic-RAL-based register access method and system | |
| CN116029080A (en) | Chip storage device design and verification method and device and electronic equipment | |
| CN110134325A (en) | Storage control device and memory control methods | |
| CN105205162A (en) | HBase secondary-index storage and query system and query method thereof | |
| TW201933122A (en) | Memory controlling device and memory controlling method | |
| CN101894024B (en) | Model bank-based model element consistency ensuring method | |
| CN102156841A (en) | Access control method for file in active electronic tag | |
| CN110334149A (en) | A kind of data record method based on block chain, device and electronic equipment | |
| CN113220949B (en) | Construction method and device of private data identification system | |
| CN114331745A (en) | Data processing method, system, program product, medium, and electronic device | |
| CN106548088A (en) | A kind of kept secure area reading and control method thereof and mobile terminal based on mobile terminal | |
| CN106156069B (en) | Log system and log recording method | |
| CN114553766A (en) | Block chain-based vehicle safety protection method and related device | |
| JP2001117855A (en) | Bus interface circuit generating device and recording medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| TA01 | Transfer of patent application right |
Effective date of registration: 20191224 Address after: No.1, Duhang 1st Road, Hsinchu City, Hsinchu Science Park, Taiwan, China Applicant after: MEDIATEK Inc. Address before: 1/2, 4th floor, 26 Taiyuan Street, Zhubei City, Hsinchu County, Taiwan, China Applicant before: MSTAR SEMICONDUCTOR Inc. |
|
| TA01 | Transfer of patent application right | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20190816 |
|
| WD01 | Invention patent application deemed withdrawn after publication |