CN102063382A - Data storage device, controller and method for accessing data in suborder memory - Google Patents
Data storage device, controller and method for accessing data in suborder memory Download PDFInfo
- Publication number
- CN102063382A CN102063382A CN200910225330XA CN200910225330A CN102063382A CN 102063382 A CN102063382 A CN 102063382A CN 200910225330X A CN200910225330X A CN 200910225330XA CN 200910225330 A CN200910225330 A CN 200910225330A CN 102063382 A CN102063382 A CN 102063382A
- Authority
- CN
- China
- Prior art keywords
- suborder
- address
- entity
- sector
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
The invention relates to a data storage device which is coupled to a host and comprises a suborder memory and a controller. The suborder memory comprises multiple blocks, each suborder block comprises multiple pages, each suborder page comprises multiple sectors, and partial defective sectors of partial suborder blocks comprise defective mnemons; and the controller generates a defective state table for recording the positions of all the suborder sectors of the suborder blocks of the suborder memory, receives multiple sector data to be written in the suborder memory, determines multiple entity sector addresses for storing the suborder sector data according to the defective state table, and transmits one or more write-in commands to the suborder memory according to the suborder entity sector addresses so as to write the suborder sector data into the suborder entity sector addresses of the suborder memory. The invention also relates to the controller and a method for accessing the data in the suborder memory. In the invention, the data storage space of the suborder memory can be effectively applied.
Description
Technical field
The present invention relates to the Data Access Technology field of storer, more particularly, relate to a kind of data memory device, controller and in method relevant for the data access of suborder (downgrade) storer.
Background technology
Storer can be divided into normal memory and suborder storer.Storer comprises that a plurality of mnemons are for storage data.Before the producer will be with the storer shipment, must be earlier through production test with the mnemon of verifying memory storage data whether correctly.If storer is through test and storage data is correctly then manufactured the chamber of commerce and can't be classified as the suborder storer by the storer of test, and to undersell the suborder storer.That is, because the error on the semiconductor production process causes the suborder storer to comprise defective mnemon, and these defective mnemons storage data normally.
Figure 1A is the synoptic diagram of suborder storer one block 150.The suborder storer comprises a plurality of blocks (block), and wherein block 150 comprises a plurality of pages or leaves (page), and each page or leaf is divided into a plurality of sectors (sector) again, and each sector comprises that a plurality of mnemons are with storage data.As seen, the 0th page the 1st sector comprises that the 2nd sector of 161, the 1 pages of defective mnemons comprises that the 0th sector of 162, the 2 pages of defective mnemons comprises a defective mnemon 163 in Figure 1A.Because block 150 comprises a plurality of defective mnemons, so the known controller of suborder storer can be labeled as a flaw block with block 150, and then do not use this flaw block 150 for storage datas.The result of storage data correctly takes place in the time of so just can avoiding using block 150.
Yet, but because block 150 comprises all normal operations of a plurality of mnemons, only mnemon 161,162,163 can't the normal storage data, if adopt the way of known controller directly not use whole block 150, will cause the waste in memory storage space.Therefore, need be a kind of in the method for suborder storage access data, the mnemon that can utilize other normal operation in the block is for data storing, to increase the exercisable storage area of storer.
Summary of the invention
The technical problem to be solved in the present invention is, at the above-mentioned defective of prior art, provides a kind of data memory device, controller and in the method data memory device relevant for the data access of suborder storer, to solve the problem that known techniques exists.
One of the technical solution adopted for the present invention to solve the technical problems is: construct a kind of data memory device, be coupled to a main frame, it comprises a suborder (downgrade) storer and a controller.This suborder storer comprises a plurality of blocks (block), and each these block comprises a plurality of pages or leaves (page), and each these page or leaf comprises a plurality of sectors (sector), and wherein the part defective sector of these blocks of part comprises defective mnemon.This controller produces the position of a defect state table with all these defective sectors of these blocks of noting down this suborder storer, receive a plurality of sector datas of desiring to write this suborder storer from this main frame, decide for a plurality of entity sevtor address that store these sector datas according to this defect state voting, and send one or more write command these sector datas are write these entity sevtor address of this suborder storer to this suborder storer according to these entity sevtor address.
Further, the described data memory device of the invention described above, wherein this controller is obtained as yet the not a plurality of empty entity sevtor address of storage data from this suborder storer, whether be consistent according to these sky entity sevtor address of this defect state table look-up with the position of these defective sectors, and if the position of these sky entity sevtor address and these defective sectors is inconsistent, determine that these entity sevtor address are these entity sevtor address, to determine these entity sevtor address.
Further, the described data memory device of the invention described above, wherein this controller is chosen a block to be measured from these blocks of this suborder storer, one tentation data is write this block to be measured, read this block to be measured to obtain a sense data, if this tentation data is compared not conforming to partly with the position of these defective sectors of determining this block to be measured of this tentation data and this sense data when not conforming to this sense data, the position of these defective sectors of this block to be measured of record in this defect state table, and repeat block to be measured choose step to the record step of the position of defective sector till all these blocks all have been chosen for block to be measured, to produce this defect state table.
Further, the described data memory device of the invention described above, wherein this controller receives corresponding to one of the start address of these sector datas from this main frame and writes logical address, write a plurality of logical sector address that the logical address decision corresponds respectively to these sector datas according to this, after these sector datas write these entity sevtor address, in an address link table, note down the corresponding relation of these logical sector address and these entity sevtor address.
Further, the described data memory device of the invention described above, wherein when this controller from this main frame receive desire to read one when reading logical address, this controller is found out one or more that read logical address corresponding to this according to this address link table and is read the entity sevtor address, and reads the entity sevtor address according to these and send one or more reading order reading the data that read logical address corresponding to this from this suborder storer to this suborder storer.
Further, the described data memory device of the invention described above, wherein these write commands are that sequence number is the random writing order of 0x80.
Further, the described data memory device of the invention described above, wherein this suborder storer is a flash memory.
Two of the technical solution adopted for the present invention to solve the technical problems is: construct a kind of in the method for suborder storage access data, this suborder storer comprises a plurality of blocks (block), each these block comprises a plurality of pages or leaves (page), each these page or leaf comprises a plurality of sectors (sector), and wherein the part defective sector of these blocks of part comprises defective mnemon.At first, produce the position of a defect state table with all these defective sectors of these blocks of noting down this suborder storer; Then, receive a plurality of sector datas of desiring to write this suborder storer from a main frame; Then, fixed according to this defect state voting for a plurality of entity sevtor address that store these sector datas; At last, send one or more write command these sector datas are write these entity sevtor address of this suborder storer according to these entity sevtor address to this suborder storer.
Further, the invention described above is described in the method for suborder storage access data, and wherein the decision of these entity sevtor address comprises:
Obtain as yet the not a plurality of empty entity sevtor address of storage data from this suborder storer;
Whether be consistent according to these sky entity sevtor address of this defect state table look-up with the position of these defective sectors; And
If the position of these sky entity sevtor address and these defective sectors is inconsistent, determine that these entity sevtor address are these entity sevtor address.
Further, the invention described above is described in the method for suborder storage access data, and wherein the generation of this defect state table comprises:
Choose a block to be measured from these blocks of this suborder storer;
One tentation data is write this block to be measured;
Read this block to be measured to obtain a sense data;
If this tentation data when not conforming to this sense data, is compared the part that do not conform to of this tentation data and this sense data, with the position of these defective sectors of determining this block to be measured;
The position of these defective sectors of this block to be measured of record in this defect state table; And
That repeats block to be measured chooses the record step of step to the position of defective sector, till all these blocks all have been chosen for block to be measured.
Further, the invention described above is described in the method for suborder storage access data, and wherein this method more comprises:
Receive corresponding to one of the start address of these sector datas from this main frame and to write logical address;
Write a plurality of logical sector address that the logical address decision corresponds respectively to these sector datas according to this; And
After these sector datas write these entity sevtor address, the corresponding relation of these logical sector address of record and these entity sevtor address in the link table of an address.
Further, the invention described above is described in the method for suborder storage access data, and wherein this method more comprises:
When this main frame certainly receive desire to read one when reading logical address, find out one or more that read logical address corresponding to this according to this address link table and read the entity sevtor address; And
Read the entity sevtor address according to these and send one or more reading order, reading the data that read logical address corresponding to this from this suborder storer to this suborder storer.
Further, the invention described above is described in the method for suborder storage access data, and wherein these write commands are that sequence number is the random writing order of 0x80.
Further, the invention described above is described in the method for suborder storage access data, and wherein this suborder storer is a flash memory.
Three of the technical solution adopted for the present invention to solve the technical problems is: construct a kind of controller, be coupled to a suborder (downgrade) storer, wherein this suborder storer comprises a plurality of blocks (block), each these block comprises a plurality of pages or leaves (page), each these page or leaf comprises a plurality of sectors (sector), and wherein the part defective sector of these blocks of part comprises defective mnemon.This controller comprises a control circuit and a storer.This control circuit produces the position of a defect state table with all these defective sectors of these blocks of noting down this suborder storer, receive a plurality of sector datas of desiring to write this suborder storer from a main frame, decide for a plurality of entity sevtor address that store these sector datas according to this defect state voting, and send one or more write command these sector datas are write these entity sevtor address of this suborder storer to this suborder storer according to these entity sevtor address.This defect state table of this memory storage.
Further, the described controller of the invention described above, wherein this control circuit is obtained as yet the not a plurality of empty entity sevtor address of storage data from this suborder storer, whether be consistent according to these sky entity sevtor address of this defect state table look-up with the position of these defective sectors, and if the position of these sky entity sevtor address and these defective sectors is inconsistent, determine that these entity sevtor address are these entity sevtor address, to determine these entity sevtor address.
Further, the described controller of the invention described above, wherein this control circuit is chosen a block to be measured from these blocks of this suborder storer, one tentation data is write this block to be measured, read this block to be measured to obtain a sense data, if this tentation data is compared not conforming to partly with the position of these defective sectors of determining this block to be measured of this tentation data and this sense data when not conforming to this sense data, the position of these defective sectors of this block to be measured of record in this defect state table, and repeat block to be measured choose step to the record step of the position of defective sector till all these blocks all have been chosen for block to be measured, to produce this defect state table.
Further, the described controller of the invention described above, wherein this control circuit receives corresponding to one of the start address of these sector datas from this main frame and writes logical address, write a plurality of logical sector address that the logical address decision corresponds respectively to these sector datas according to this, after these sector datas write these entity sevtor address, in an address link table, note down the corresponding relation of these logical sector address and these entity sevtor address.
Further, the described controller of the invention described above, wherein when this control circuit from this main frame receive desire to read one when reading logical address, this control circuit is found out one or more that read logical address corresponding to this according to this address link table and is read the entity sevtor address, and reads the entity sevtor address according to these and send one or more reading order reading the data that read logical address corresponding to this from this suborder storer to this suborder storer.
Further, the described controller of the invention described above, wherein these write commands are that sequence number is the random writing order of 0x80.
Implement technical scheme of the present invention, have following beneficial effect: the present invention uses the data storing space of suborder storer more effectively.
In addition, of the present invention in the method for suborder storage access data, the mnemon of utilizing other normal operation in the block is for data storing, to increase the exercisable storage area of suborder storer.
Description of drawings
The invention will be further described below in conjunction with drawings and Examples, in the accompanying drawing:
Figure 1A is the synoptic diagram of suborder storer one block;
Figure 1B is the block diagram of data storage system of the present invention;
Fig. 2 is the process flow diagram of the method for generation one defect state table of the present invention;
Fig. 3 is the embodiment corresponding to the defect state table of the block of the suborder storer of Figure 1A;
Fig. 4 is the process flow diagram that data is write the method for suborder storer of the present invention;
Fig. 5 A is the example of the form of random writing order of the present invention;
Fig. 5 B is the example of the form of general write command;
Fig. 6 is an embodiment of a block of suborder storer;
Fig. 7 is an embodiment of address of the present invention link table.
In the drawings, 150 is the block of suborder storer; 161,162,163 is defective mnemon; 100 is data storage system; 102 is main frame; 108 is data memory device; 104 is controller; 106 is the suborder storer; 122 is control circuit; 124 is storer; 111-11N is a block; 700 are address link table.
Embodiment
Figure 1B is the block diagram of data storage system 100 of the present invention.Data storage system 100 comprises main frame 102 and data memory device 108.Data memory device 108 is main frame 102 storage datas.In an embodiment, data memory device 108 comprises controller 104 and suborder (downgrade) storer 106.Suborder storer 106 comprises a plurality of blocks (block) 111～11N, and each block comprises a plurality of pages or leaves (page), and each page or leaf comprises a plurality of sectors (sector), and each sector comprises a plurality of mnemons.The part defective sector of the part block of suborder storer 106 comprises defective mnemon, and these defective mnemons are storage data normally.In an embodiment, this suborder storer is a flash memory (flash memory).Controller 104 is coupled to main frame 102, according to the data of the instruction accessing suborder storer 106 of main frame 102.In an embodiment, controller 104 comprises a control circuit 112 and a storer 114.Control circuit 112 is the main body circuit of controller 104, and storer 114 is control circuit 112 storage datas.
In an embodiment, all block 111～11N of 104 pairs of suborder storeies 106 of controller carry out a test procedure, comprise defective mnemon with which sector of distinguishing block 111～11N, and in a defect state table, note down the position of these defective sectors that comprise defective mnemon.In an embodiment, this defect state table is stored in the storer 114.Then, when main frame 102 requires controller 104 that data are write suborder storer 106, controller 104 is just obtained as yet the not entity sevtor address of a plurality of sectors of storage data from suborder storer 106, decides according to the defect state voting whether these entity sevtor address are consistent with the position of defective sector again.If the position of these entity sevtor address and defective sector is inconsistent, controller 104 just can write data these entity sevtor address of suborder storer 106, to avoid defective sector.Even a block of suborder storer 106 comprises several defective sectors, controller 104 still can effectively utilize other normal sector of this block for storage data according to the defect state table.Therefore, compared to known controller, controller 104 of the present invention uses the data storing space of suborder storer 106 more effectively.
Fig. 2 is the process flow diagram of the method 200 of generation one defect state table of the present invention.Controller 104 is implemented a test procedure according to the block 111～11N of 200 pairs of suborder storeies 106 of method, to produce the defect state table.At first, controller 104 is chosen a block to be measured (step 202) in the block 111～11N of suborder storer 106.Then, controller 104 writes all pages or leaves (step 204) that block to be measured comprises with a tentation data.Then, controller 104 is chosen a page or leaf to be measured (step 206) from a plurality of pages or leaves that block to be measured comprised.Then, controller 104 reads this page or leaf to be measured to obtain a sense data (step 208).Then, controller 104 this sense data whether be consistent (step 210) relatively with tentation data.
If this sense data is consistent with tentation data, represent to be measured page do not comprise can't the normal storage data defective sector.If this sense data and tentation data are inconsistent, represent page or leaf to be measured comprise can't the normal storage data defective sector, then controller 104 according to not being inconsistent of sense data and tentation data partly determine this page or leaf to be measured one to several defective sectors (step 212), and in a defect state table position (step 214) of these defective sectors of record.At this moment, if all pages or leaves of block to be measured all are not chosen for page or leaf to be measured (step 216) as yet, then controller 104 is chosen a page or leaf to be measured (step 206) again, and execution in step 208～216 again.If all pages or leaves of block to be measured all are chosen for page or leaf to be measured (step 216), then controller 104 is chosen a block to be measured (step 202) again from the block 111～11N of suborder storer 106, and repeated execution of steps 204～216, till the block 111～11N of suborder storer 106 all has been chosen for block to be measured and has tested (step 218).
Fig. 3 is the embodiment corresponding to the defect state table of the block 150 of the suborder storer of Figure 1A.Shown in Figure 1A, the 0th page the 1st sector of block 150 comprises that the 2nd sector of 161, the 1 pages of defective mnemons comprises that the 0th sector of 162, the 2 pages of defective mnemons comprises a defective mnemon 163.Therefore, when controller 104 method carried out therewith 200, the 0th page the 1st sector of block 150, the 1st page the 2nd sector, the 2nd page the sense data of the 0th sector can be inconsistent with tentation data.Controller 104 is convenient to the 0th page the 1st sector of block 150, the 1st page the 2nd sector, the 2nd page the 0th sector pairing defect state literary name segment mark and is shown that these sectors are defective sector.When 104 pairs of blocks 150 of controller write data, controller 104 just can avoid defective sector to be written into data according to the defect state table.
Fig. 4 is the process flow diagram that data is write the method 400 of suborder storer 106 of the present invention.Controller 104 writes suborder storer 106 according to method 400 with data.At first, controller 104 receives one from main frame 102 and writes logical address and desire to write a plurality of sector datas (step 402) of suborder storer 106.Then, controller 104 writes a plurality of logical sector address (step 404) that the logical address decision corresponds respectively to these sector datas according to this.Then, controller 104 is fixed for a plurality of entity sevtor address (step 406) that store these sector datas according to defect state voting.Whether in an embodiment, controller 104 is obtained as yet not a plurality of entity sevtor address of storage data from suborder storer 106, then be consistent with the position of defective sector according to these entity sevtor address of defect state table look-up.If the position of these entity sevtor address and defective sector is inconsistent, then controller 104 these entity sevtor address of decision can be in order to store these sector datas that receive from main frame 102.
Then, controller 104 sends a plurality of write commands to suborder storer 106, these sector datas are write in regular turn these entity sevtor address (step 408).In an embodiment, controller 104 sends random writing (random write) order that a plurality of sequence numbers are 0x80 according to these entity sevtor address to suborder storer 106, these sector datas are write in regular turn these entity sevtor address.Then, these logical sector address of controller 104 these sector datas of record in the link table of an address and the corresponding relation (step 410) of these entity sevtor address.Address link table will describe with the subsequent paragraph of Fig. 7.At last, if main frame 102 continues to send new write command to controller 104, then controller 104 receives a plurality of sector datas (step 402) that write logical address and desire to write suborder storer 106 from main frame 102 again, and execution in step 404～410, till main frame 102 no longer sends write command.
Fig. 5 A is the example of the form of random writing order of the present invention.Suppose that controller 104 desires write three target sector SX, SY, the SZ of a page object with the sector data of three (512+16) bytes, and the column address of this page object is CA1 and CA2, the row address of this page object is RA1, RA2 and RA3.The row address of these three target sector is respectively CA1SX and CA2SX, CA1SY and CA2SY, CA1SZ and CA2SZ.At first, controller 104 sends column address CA1, the CA2 of 0x80 write commands and page object and row address RA1, RA2, RA3 to suborder storer 106.Then, controller 104 sends address CA1SX and CA2SX and the sector data DSX of the order of 0x85 random writing, target sector SX in regular turn to suborder storer 106, so that suborder storer 106 writes target sector SX with sector data DSX.
Then, controller 104 sends address CA1SY and CA2SY and the sector data DSY of the order of 0x85 random writing, target sector SY in regular turn to suborder storer 106, so that suborder storer 106 writes target sector SY with sector data DSY.Then, controller 104 sends address CA1SZ and CA2SZ and the sector data DSZ of the order of 0x85 random writing, target sector SZ in regular turn to suborder storer 106, so that suborder storer 106 writes target sector SZ with sector data DSZ.At last, controller 104 transmits the 0x10 instruction to suborder storer 106, transmits with the expression write command to finish.Fig. 5 B is the example of the form of general write command.Controller sends column address CA1, CA2, row address RA1, RA2, RA3, data D and the 0x10 order of 0x80 order, page object in regular turn, so that data D is write page object.Fig. 5 B is that the form of general write command is that the form of random writing order is inequality with Fig. 5 A significantly.
Fig. 6 is the embodiment of a block X of suborder storer 106.If the 0th page the 2nd sector of block X, the 1st page the 1st sector and the 2nd sector, the 2nd page the 3rd sector and the 3rd page the 0th sector are defective sector.If controller 104 receives logical sector address from main frame 102 and is respectively six sector data D1, D2, D3, D4, D5, the D6 of K, K+1, K+2, K+3, K+4, K+5 for writing suborder storer 106.So controller 104 according to a defect state table choosing the 0th page the 0th sector, the 1st sector, the 3rd sector from the beginning of block X, the 1st page the 0th sector, the 3rd sector, and the 2nd page the 0th sector is to store six sector datas that it is received respectively.Then, controller 104 at first sends the 0th page physical address, the 0x85 order of 0x80 order, block X, the 0th page physical address, sector data D1,0x85 order, the 0th page physical address, sector data D2,0x85 order, the 0th page physical address, sector data D3, the 0x10 order of the 3rd sector of the 1st sector of the 0th sector in regular turn to suborder storer 106, sector data D1, D2, D3 are write the 0th page the 0th sector, the 1st sector, the 3rd sector respectively.
Then, controller 104 sends the 1st page physical address, the 0x85 order of 0x80 order, block X, the 1st page physical address, sector data D4,0x85 order, the 1st page physical address, sector data D5, the 0x10 order of the 3rd sector of the 0th sector in regular turn to suborder storer 106, sector data D4, D5 are write the 1st page the 0th sector, the 3rd sector respectively.Then, controller 104 sends the 2nd page physical address, the 0x85 order of 0x80 order, block X, the 2nd page physical address, sector data D6, the 0x10 order of the 0th sector in regular turn to suborder storer 106 again, sector data D6 is write the 2nd page the 0th sector.At last, controller 104 is stored in the logical sector address of sector data D1～D6 and the corresponding relation of entity sevtor address in the one address link table again.
Fig. 7 is an embodiment of address of the present invention link table 700.As shown in Figure 7, the logical sector address K of sector data D1 is corresponding to the entity sevtor address in order to the 0th page the 0th sector of the block X of expression suborder storer 106, the logical sector address of sector data D2 (K+1) is corresponding to the entity sevtor address in order to the 0th page the 1st sector of the block X of expression suborder storer 106, and the logical sector address of sector data D6 (K+5) is corresponding to the entity sevtor address in order to the 2nd page the 0th sector of the block X of expression suborder storer 106.Therefore, finish the record of address link table when controller 104 after, if main frame 102 to controller 104 send desire to read one when reading logical address, controller 104 can be found out one or more that read logical address corresponding to this according to this address link table and read the entity sevtor address, read the entity sevtor address according to these again and send one or more reading order, reading the data that read logical address corresponding to this from suborder storer 106 to suborder storer 106.
Though the present invention discloses as above with preferred embodiment; right its is not in order to limit the present invention; any those who familiarize themselves with the technology; without departing from the spirit and scope of the present invention; when can doing a little change and retouching, so protection scope of the present invention is as the criterion when looking accompanying the claim person of defining.
Claims (12)
1. a data memory device is coupled to a main frame, it is characterized in that, comprising:
A class stores device comprises a plurality of blocks, and each these block comprises a plurality of pages or leaves, and each these page or leaf comprises a plurality of sectors, and wherein the part defective sector of these blocks of part comprises defective mnemon; And
One controller, produce the position of a defect state table with all these defective sectors of these blocks of noting down this suborder storer, receive a plurality of sector datas of desiring to write this suborder storer from this main frame, decide for a plurality of entity sevtor address that store these sector datas according to this defect state voting, and send one or more write command these sector datas are write these entity sevtor address of this suborder storer to this suborder storer according to these entity sevtor address.
2. data memory device according to claim 1, it is characterized in that, wherein this controller is obtained as yet the not a plurality of empty entity sevtor address of storage data from this suborder storer, whether be consistent according to these sky entity sevtor address of this defect state table look-up with the position of these defective sectors, and if the position of these sky entity sevtor address and these defective sectors is inconsistent, determine that these entity sevtor address are these entity sevtor address, to determine these entity sevtor address.
3. data memory device according to claim 1, it is characterized in that, wherein this controller is chosen a block to be measured from these blocks of this suborder storer, one tentation data is write this block to be measured, read this block to be measured to obtain a sense data, if this tentation data is compared not conforming to partly with the position of these defective sectors of determining this block to be measured of this tentation data and this sense data when not conforming to this sense data, the position of these defective sectors of this block to be measured of record in this defect state table, and repeat block to be measured choose step to the record step of the position of defective sector till all these blocks all have been chosen for block to be measured, to produce this defect state table.
4. data memory device according to claim 1, it is characterized in that, wherein this controller receives corresponding to one of the start address of these sector datas from this main frame and writes logical address, write a plurality of logical sector address that the logical address decision corresponds respectively to these sector datas according to this, after these sector datas write these entity sevtor address, in an address link table, note down the corresponding relation of these logical sector address and these entity sevtor address.
5. data memory device according to claim 4, it is characterized in that, wherein when this controller from this main frame receive desire to read one when reading logical address, this controller is found out one or more that read logical address corresponding to this according to this address link table and is read the entity sevtor address, and reads the entity sevtor address according to these and send one or more reading order reading the data that read logical address corresponding to this from this suborder storer to this suborder storer.
6. data memory device according to claim 1 is characterized in that, wherein these write commands are that sequence number is the random writing order of 0x80.
7. one kind in the method for suborder storage access data, wherein this suborder storer comprises a plurality of blocks, each these block comprises a plurality of pages or leaves, each these page or leaf comprises a plurality of sectors, wherein the part defective sector of these blocks of part comprises defective mnemon, it is characterized in that this method comprises:
Produce the position of a defect state table with all these defective sectors of these blocks of noting down this suborder storer;
Receive a plurality of sector datas of desiring to write this suborder storer from a main frame;
Fixed according to this defect state voting for a plurality of entity sevtor address that store these sector datas; And
Send one or more write command these sector datas are write these entity sevtor address of this suborder storer according to these entity sevtor address to this suborder storer.
8. according to claim 7ly it is characterized in that in the method for suborder storage access data wherein the decision of these entity sevtor address comprises:
Obtain as yet the not a plurality of empty entity sevtor address of storage data from this suborder storer;
Whether be consistent according to these sky entity sevtor address of this defect state table look-up with the position of these defective sectors; And
If the position of these sky entity sevtor address and these defective sectors is inconsistent, determine that these entity sevtor address are these entity sevtor address.
9. according to claim 7ly it is characterized in that in the method for suborder storage access data wherein the generation of this defect state table comprises:
Choose a block to be measured from these blocks of this suborder storer;
One tentation data is write this block to be measured;
Read this block to be measured to obtain a sense data;
If this tentation data when not conforming to this sense data, is compared the part that do not conform to of this tentation data and this sense data, with the position of these defective sectors of determining this block to be measured;
The position of these defective sectors of this block to be measured of record in this defect state table; And
That repeats block to be measured chooses the record step of step to the position of defective sector, till all these blocks all have been chosen for block to be measured.
10. according to claim 7ly it is characterized in that in the method for suborder storage access data wherein this method more comprises:
Receive corresponding to one of the start address of these sector datas from this main frame and to write logical address;
Write a plurality of logical sector address that the logical address decision corresponds respectively to these sector datas according to this; And
After these sector datas write these entity sevtor address, the corresponding relation of these logical sector address of record and these entity sevtor address in the link table of an address.
11. according to claim 10ly it is characterized in that in the method for suborder storage access data wherein this method more comprises:
When this main frame certainly receive desire to read one when reading logical address, find out one or more that read logical address corresponding to this according to this address link table and read the entity sevtor address; And
Read the entity sevtor address according to these and send one or more reading order, reading the data that read logical address corresponding to this from this suborder storer to this suborder storer.
12. according to claim 7ly it is characterized in that in the method for suborder storage access data wherein these write commands are that sequence number is the random writing order of 0x80.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200910225330.XA CN102063382B (en) | 2009-11-12 | 2009-11-12 | Data storage device, controller and method for accessing data in suborder memory |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200910225330.XA CN102063382B (en) | 2009-11-12 | 2009-11-12 | Data storage device, controller and method for accessing data in suborder memory |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102063382A true CN102063382A (en) | 2011-05-18 |
| CN102063382B CN102063382B (en) | 2014-08-27 |
Family
ID=43998667
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN200910225330.XA Active CN102063382B (en) | 2009-11-12 | 2009-11-12 | Data storage device, controller and method for accessing data in suborder memory |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102063382B (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110134325A (en) * | 2018-02-09 | 2019-08-16 | 晨星半导体股份有限公司 | Storage control device and memory control methods |
| CN115412343A (en) * | 2022-08-29 | 2022-11-29 | 西安热工研究院有限公司 | Industrial control network security operation and maintenance method and device |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101339537A (en) * | 2008-08-14 | 2009-01-07 | 四川登巅微电子有限公司 | NAND flash memory management process using page as unit |
| US20090137070A1 (en) * | 2007-11-23 | 2009-05-28 | Kingston Technology Company | Manufacturing Method for Partially-Good Memory Modules with Defect Table in EEPROM |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH1196686A (en) * | 1997-09-19 | 1999-04-09 | Hitachi Ltd | Rotary storage device |
| KR100292093B1 (en) * | 1998-03-02 | 2001-06-01 | 구자홍 | Method of generating defected area management data of recorded media and generation device and optical recorded media thereof |
| CN101510445B (en) * | 2009-03-19 | 2012-11-21 | 无锡中星微电子有限公司 | Method and apparatus for storing and reading bad block meter of memory |
-
2009
- 2009-11-12 CN CN200910225330.XA patent/CN102063382B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20090137070A1 (en) * | 2007-11-23 | 2009-05-28 | Kingston Technology Company | Manufacturing Method for Partially-Good Memory Modules with Defect Table in EEPROM |
| CN101339537A (en) * | 2008-08-14 | 2009-01-07 | 四川登巅微电子有限公司 | NAND flash memory management process using page as unit |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110134325A (en) * | 2018-02-09 | 2019-08-16 | 晨星半导体股份有限公司 | Storage control device and memory control methods |
| CN115412343A (en) * | 2022-08-29 | 2022-11-29 | 西安热工研究院有限公司 | Industrial control network security operation and maintenance method and device |
| CN115412343B (en) * | 2022-08-29 | 2024-09-20 | 西安热工研究院有限公司 | Industrial control network safety operation and maintenance method and device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102063382B (en) | 2014-08-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8131911B2 (en) | Data writing method, and flash storage system and controller using the same | |
| US8386699B2 (en) | Method for giving program commands to flash memory for writing data according to a sequence, and controller and storage system using the same | |
| US8086919B2 (en) | Controller having flash memory testing functions, and storage system and testing method thereof | |
| US20100057979A1 (en) | Data transmission method for flash memory and flash memory storage system and controller using the same | |
| US8904086B2 (en) | Flash memory storage system and controller and data writing method thereof | |
| US8296504B2 (en) | Data management method and flash memory storage system and controller using the same | |
| US20100042774A1 (en) | Block management method for flash memory, and storage system and controller using the same | |
| US9213629B2 (en) | Block management method, memory controller and memory stoarge apparatus | |
| US8510502B2 (en) | Data writing method, and memory controller and memory storage apparatus using the same | |
| US20090327585A1 (en) | Data management method for flash memory and storage system and controller using the same | |
| US9268688B2 (en) | Data management method, memory controller and memory storage apparatus | |
| US8392691B2 (en) | Data management method, memory controller and memory storage apparatus | |
| US20130024604A1 (en) | Data writing method, memory controller, and memory storage apparatus | |
| US20120246394A1 (en) | Flash Memory Device and Data Writing Method for a Flash Memory | |
| CN104658612B (en) | Method for accessing storage unit in flash memory and device using the same | |
| US20120198131A1 (en) | Data writing method for rewritable non-volatile memory, and memory controller and memory storage apparatus using the same | |
| US20150058531A1 (en) | Data writing method, memory control circuit unit and memory storage apparatus | |
| US9552287B2 (en) | Data management method, memory controller and embedded memory storage apparatus using the same | |
| US8074128B2 (en) | Block management and replacement method, flash memory storage system and controller using the same | |
| US9754682B2 (en) | Implementing enhanced performance with read before write to phase change memory | |
| US8423707B2 (en) | Data access method for flash memory and storage system and controller using the same | |
| CN112463647A (en) | Reducing the size of the forward mapping table using hashing | |
| CN107291625B (en) | Pointer type logical address mapping table implementation method for Nand Flash | |
| US20140089566A1 (en) | Data storing method, and memory controller and memory storage apparatus using the same | |
| TWI486764B (en) | Data storage device, controller, and method for data access of a downgrade memory |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |