CN109920389B - Display panel, driving method thereof and display device - Google Patents

Display panel, driving method thereof and display device Download PDF

Info

Publication number
CN109920389B
CN109920389B CN201910356532.1A CN201910356532A CN109920389B CN 109920389 B CN109920389 B CN 109920389B CN 201910356532 A CN201910356532 A CN 201910356532A CN 109920389 B CN109920389 B CN 109920389B
Authority
CN
China
Prior art keywords
sub
pixels
data
output
row
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201910356532.1A
Other languages
Chinese (zh)
Other versions
CN109920389A (en
Inventor
丁宗财
毛冰
欧文静
刁庚秀
李峻
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Tianma Microelectronics Co Ltd
Original Assignee
Shanghai Tianma Microelectronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Tianma Microelectronics Co Ltd filed Critical Shanghai Tianma Microelectronics Co Ltd
Priority to CN201910356532.1A priority Critical patent/CN109920389B/en
Publication of CN109920389A publication Critical patent/CN109920389A/en
Application granted granted Critical
Publication of CN109920389B publication Critical patent/CN109920389B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

The invention discloses a display panel, a driving method thereof and a display device.A source driving circuit outputs data signals to output ends according to image data when data signals corresponding to sub-pixels of each row of the display panel are not all public voltage signals when the sub-pixels of each row are displayed, and a source control circuit provides the data signals output by the output ends to corresponding data lines; when the data signals corresponding to the sub-pixels in the row are all common voltage signals, the voltage amplitude of the data signals output to each output end by the source driving circuit is the same as the voltage amplitude of the data signals output to each output end by the previous row of sub-pixels during displaying, and the source control circuit provides the common voltage signals to each data line. Therefore, when the data signals corresponding to the sub-pixels in a row are all common voltage signals, the signals on the data lines are provided by the source control circuit, so that frequent jump of the voltage amplitude of the data signals output to the same data line by the source driving circuit can be avoided, and the power consumption of the display panel is reduced.

Description

Display panel, driving method thereof and display device
Technical Field
The present invention relates to the field of display technologies, and in particular, to a display panel, a driving method thereof, and a display device.
Background
With the development of technology, the resolution of display screens such as mobile phones has reached 240 × 320 to 1920 × 1080 at present, or even higher. The higher the resolution of the display screen is, the finer the displayed picture is, and the better the visual experience is.
At present, some high-resolution liquid crystal display screens adopt a triple gate structure as shown in fig. 1, but when the structure displays some pure color pictures, taking red pictures as an example, as shown in fig. 2, the voltage amplitude of a signal on a data line datan (shown in fig. 2 by taking data2 as an example) frequently jumps, thereby causing the power consumption to increase during the display.
Disclosure of Invention
In view of the above, embodiments of the present invention provide a display panel, a driving method thereof and a display device, so as to solve the problem of large power consumption in the prior art.
An embodiment of the present invention provides a display panel, including: the pixel array comprises an image analysis module, sub-pixels arranged in a matrix, and a data line, a source driving circuit and a source control circuit which are connected with the sub-pixels in each column; the source driving circuit is provided with output ends corresponding to the data lines one by one;
the image analysis module is used for determining whether the data signals corresponding to the sub-pixels in each row are common voltage signals or not according to the image data aiming at the sub-pixels in each row;
the source driving circuit is used for outputting data signals to the output ends according to the image data when the image analysis module determines that the data signals corresponding to the sub-pixels of each row are not all common voltage signals aiming at the sub-pixels of each row; when the image analysis module determines that the data signals corresponding to the sub-pixels in the row are all common voltage signals, the voltage amplitude of the data signals output to the output ends is the same as the voltage amplitude of the data signals output to the output ends when the sub-pixels in the previous row are displayed; the polarities of the data signals output by the same output end in one frame of image are the same, and the polarities of the data signals output by the same output end in two adjacent frames of images are different;
the source control circuit is used for providing the data signals output by the output end of the source driving circuit to the corresponding data lines when the image analysis module determines that the data signals corresponding to the sub-pixels of each row are not all common voltage signals; and when the image analysis module determines that the data signals corresponding to the sub-pixels in the row are all common voltage signals, providing the common voltage signals to the data lines.
Correspondingly, an embodiment of the present invention further provides a driving method of the display panel, including:
when each row of sub-pixels of the display panel are displayed, the image analysis module determines whether the data signals corresponding to the row of sub-pixels are all common voltage signals according to the image data;
if not, controlling the source driving circuit to output data signals to the output ends according to the image data, and controlling the source control circuit to provide the data signals output by the output ends of the source driving circuit to the corresponding data lines; the polarity of data signals output by the same output end of the source driving circuit in one frame of image is the same, and the polarity of the data signals output by two adjacent frames of images is different;
and if so, controlling the voltage amplitude of the data signal output to each output end by the source driving circuit to be the same as the voltage amplitude of the data signal output to each output end by the previous row of sub-pixels during display, and controlling the source control circuit to provide a common voltage signal to each data line.
Correspondingly, the embodiment of the invention also provides a display device which comprises any one of the display panels provided by the embodiment of the invention.
The invention has the following beneficial effects:
according to the display panel, the driving method thereof and the display device provided by the embodiment of the invention, when each row of sub-pixels of the display panel is displayed, when the data signals corresponding to the row of sub-pixels are not all common voltage signals, the source driving circuit outputs the data signals to each output end according to image data, and the source control circuit provides the data signals output by the output end of the source driving circuit to the corresponding data lines; when the data signals corresponding to the sub-pixels in the row are all common voltage signals, the voltage amplitude of the data signals output by the source driving circuit to each output end is the same as the voltage amplitude of the data signals output by the sub-pixels in the previous row to each output end when displaying, and the source control circuit provides the common voltage signals to each data line. Therefore, when the data signals corresponding to the sub-pixels in a row are all common voltage signals, the signals on the data lines are provided by the source control circuit, so that frequent jump of the voltage amplitude of the data signals output to the same data line by the source driving circuit within one frame time can be avoided, and the power consumption of the display panel is further reduced.
Drawings
FIG. 1 is a schematic structural diagram of a display panel;
FIG. 2 is a schematic diagram illustrating voltage jump of data lines when a display panel displays a pure color picture;
fig. 3 is a schematic structural diagram of a display panel according to an embodiment of the present invention;
fig. 4 is a schematic structural diagram of a display panel according to an embodiment of the present invention;
fig. 5 is a schematic structural diagram of a display panel according to an embodiment of the present invention;
fig. 6 is a schematic structural diagram of a display panel according to an embodiment of the present invention;
fig. 7 is a schematic structural diagram of a display panel according to an embodiment of the invention;
FIG. 8 is a schematic view of another structure of a display panel according to an embodiment of the present invention;
fig. 9 is a flowchart of a driving method of a display panel according to an embodiment of the invention;
FIG. 10a is a schematic view of a sub-pixel corresponding to the display panel shown in FIG. 9 when displaying a white image;
FIG. 10b is a timing diagram of the display panel showing the white image shown in FIG. 10 a;
FIG. 11 is a schematic diagram illustrating a sub-pixel inversion driving of the display panel shown in FIG. 9;
FIG. 12a is a schematic diagram of a sub-pixel corresponding to the display panel shown in FIG. 9 when displaying a red color screen;
FIG. 12b is a timing diagram of the display panel showing the red color screen shown in FIG. 12 a;
FIG. 13a is a schematic view of another sub-pixel corresponding to the display panel shown in FIG. 9 when displaying a white image;
FIG. 13b is a timing diagram of the display panel displaying the white frame shown in FIG. 13 a;
fig. 14 is a schematic structural diagram of a display device according to an embodiment of the present invention.
Detailed Description
Specifically, referring to fig. 1, in the liquid crystal display panel with triple gate structure, the light emitting colors of the sub-pixels pix in each row are the same, in each column of the sub-pixels pix, the red R sub-pixel, the green G sub-pixel and the blue B sub-pixel are sequentially arranged along the column direction to form a pixel repeating unit for repeated arrangement, each row of the sub-pixels pix corresponds to one gate line gate, and the data line datan and the sub-pixels pix adopt a zigzag connection relationship along the column direction. Thus, when displaying a pure color image, taking the red image as an example, as shown in fig. 2, the voltage amplitude of the data signal output to the same data line datan by the source driving circuit frequently jumps within one frame time, and thus the power consumption is particularly large.
Embodiments of the present invention provide a display panel, a driving method thereof, and a display device, which are used to reduce power consumption of the display panel.
In order to make the objects, technical solutions and advantages of the present invention clearer, the present invention will be described in further detail with reference to the accompanying drawings, and it is apparent that the described embodiments are only a part of the embodiments of the present invention, not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
The shapes and sizes of the various elements in the drawings are not to scale and are merely intended to illustrate the invention.
As shown in fig. 3, a display panel provided in an embodiment of the present invention includes: an image analysis module 03, subpixels (not shown in fig. 3) arranged in a matrix, data lines datan (where N is 1, 2, and 3 … … N) connected to the subpixels in each column, a source driver circuit 01, and a source controller circuit 02; wherein the source drive circuit 01 has output terminals Sn corresponding to the data lines datan one to one;
the image analysis module 03 is configured to determine, for each row of sub-pixels, whether data signals corresponding to the row of sub-pixels are common voltage signals according to image data;
the source driving circuit 01 is configured to, for each row of sub-pixels, output a data signal to each output terminal Sn according to image data when the image analysis module 03 determines that the data signals corresponding to the row of sub-pixels are not all common voltage signals; when the image analysis module 03 determines that the data signals corresponding to the sub-pixels in the row are all common voltage signals, the voltage amplitude of the data signal output to each output end Sn is the same as the voltage amplitude of the data signal output to each output end Sn when the sub-pixels in the previous row are displayed; the polarities of the data signals output by the same output end Sn in one frame of image are the same, and the polarities of the data signals output by the same output end Sn in two adjacent frames of images are different;
the source control circuit 02 is configured to, for each row of sub-pixels, when the image analysis module 03 determines that the data signals corresponding to the row of sub-pixels are not all the common voltage signals, provide the data signal output by the output terminal Sn of the source driving circuit 01 to the corresponding data line datan; when the image analysis module 03 determines that the data signals corresponding to the sub-pixels in the row are all the common voltage signal VCOM, the common voltage signal VCOM is provided to each data line datan.
In the display panel provided by the embodiment of the present invention, when the sub-pixels in each row are displaying, and when the data signals corresponding to the sub-pixels in the row are not all the common voltage signals, the source driving circuit outputs the data signals to the output ends according to the image data, and the source control circuit provides the data signals output by the output ends of the source driving circuit to the corresponding data lines; when the data signals corresponding to the sub-pixels in the row are all common voltage signals, the voltage amplitude of the data signals output by the source driving circuit to each output end is the same as the voltage amplitude of the data signals output by the sub-pixels in the previous row to each output end when displaying, and the source control circuit provides the common voltage signals to each data line. Therefore, when the data signals corresponding to the sub-pixels in a row are all common voltage signals, the signals on the data lines are provided by the source control circuit, so that frequent jump of the voltage amplitude of the data signals output to the same data line by the source driving circuit within one frame time can be avoided, and the power consumption of the display panel is further reduced.
It should be noted that, in the display panel provided in the embodiment of the present invention, when the data signals corresponding to the first row of sub-pixels are all common voltage signals, when the first row of sub-pixels displays, the voltage amplitude of the data signal output by the source driving circuit to each output terminal is the same as the voltage amplitude of the data signal output by the source driving circuit to each output terminal when the last row of sub-pixels of the previous frame image displays, and when the data signals corresponding to the nth (where n is any integer greater than 1) row of sub-pixels are all common voltage signals, the voltage amplitude of the data signal output by the source driving circuit to each output terminal is the same as the voltage amplitude of the data signal output by the previous row (i.e., the n-1 th row) of sub-pixels to each output terminal when the previous row (i.e., the n-1 th row) of sub-pixels displays.
Alternatively, in the display panel provided in the embodiment of the present invention, as shown in fig. 4 to 6, the source control circuit 02 includes control units 02_ n corresponding to the data lines datan one to one;
the control unit 02_ n is respectively connected to the output end Sn of the corresponding source driving circuit 01, the corresponding data line datan, the common voltage terminal COM, the first control end C1 and the second control end C2;
the control unit 02_ n is used for making the output terminal Sn of the corresponding source driving circuit 01 and the corresponding data line datan conduct under the control of the first control terminal C1, and making the common voltage terminal COM and the corresponding data line datan conduct under the control of the second control terminal C2.
It should be noted that, in the display panel provided in the embodiment of the present invention, the common voltage terminal COM is used for outputting the common voltage signal VCOM. When the source control circuit provides a common voltage signal VCOM to each data line, the common voltage signal on the data line is output to the pixel electrode of the sub-pixel, and at this time, for the sub-pixel, because of the equipotential between the pixel electrode and the common electrode, the corresponding liquid crystal molecules do not rotate, and therefore, the corresponding color sub-pixel does not display and is in a black state.
Alternatively, in the display panel provided in the embodiment of the present invention, as shown in fig. 4 to 6, the control unit 02 — n includes a first switching transistor T1 and a second switching transistor T2;
a gate of the first switching transistor T1 is connected to the first control terminal C1, a first pole of the first switching transistor T1 is connected to the output terminal Sn of the corresponding source driving circuit 01, and a second pole of the first switching transistor T1 is connected to the corresponding data line datan;
the gate of the second switching transistor T2 is connected to the second control terminal C2, the first pole of the second switching transistor T2 is connected to the common voltage terminal COM, and the second pole of the second switching transistor T2 is connected to the corresponding data line datan.
In an implementation, the first control terminal C1 controls the first switching transistor T1 to be turned on or off, and when the first switching transistor T1 is turned on, the data signal output from the output terminal Sn of the source driving circuit 01 can be transmitted to the corresponding data line datan. The second control terminal C2 controls the second switching transistor T2 to be turned on or off, and when the second switching transistor T2 is turned on, the common voltage signal VCOM at the common voltage terminal COM can be transmitted to the corresponding data line datan.
The above is merely an example of the specific structure of the control unit in the source driving circuit, and in the specific implementation, the specific structure of the control unit is not limited to the above structure provided by the embodiment of the present invention, and may also be other structures known to those skilled in the art, and is not limited herein.
Alternatively, in the display panel provided in the embodiment of the present invention, as shown in fig. 4 and 5, the first switching transistor T1 and the second switching transistor T2 are both N-type transistors or both P-type transistors. This facilitates the unification of the manufacturing processes of the first and second switching transistors T1 and T2, so that the manufacturing cost can be saved.
In practical implementation, the polarities of the first switching transistor T1 and the second switching transistor T2 in the control unit may be different. Or the polarities of the first transistors in different control units are different, and the polarities of the second transistors in different control units are different, which is not limited herein.
Optionally, in the display panel provided in the embodiment of the present invention, the polarities of the first switching transistor and the second switching transistor in all the control units are the same.
In practical implementation, the array substrate in the display panel is generally provided with a transistor for displaying, and therefore, further, in the display panel provided in the embodiment of the present invention, the polarities of the first switching transistor and the second switching transistor may be set to be the same as the polarity of the transistor for displaying on the array substrate. Therefore, when in manufacturing, the composition process is not needed to be added independently, and the composition pattern is only needed to be changed on the basis of the original composition process.
In a specific implementation, in the display panel provided in the embodiment of the present invention, the first control ends of different control units may be respectively connected to different control lines, and the second control ends of different control units may be respectively connected to different control lines, which is not limited in the present invention.
Alternatively, in the display panel provided in the embodiment of the present invention, as shown in fig. 5, the first control terminals C1 of the control units 02_ n are all connected to the same first control line Con 1;
the second control terminals C2 of the control units 02_ n are all connected to the same second control line Con 2. Thus, not only the arrangement of the control line can be saved, the layout can be simplified, but also the area of the source control circuit can be reduced.
In a specific implementation, in the display panel provided in the embodiment of the present invention, the first control line and the second control line may be set to have the same extending direction, and the same material in the same layer. Thus, the first control line and the second control line can be formed by one-time composition process during manufacturing, and cost can be saved.
Alternatively, in the display panel provided in the embodiment of the invention, as shown in fig. 6, the first switch transistor T1 is an N-type transistor, and the second switch transistor T2 is a P-type transistor;
or, the first switch transistor is a P-type transistor, and the second switch transistor is an N-type transistor;
the first control terminal C1 is the same signal terminal as the second control terminal (not shown). This saves the provision of a single track.
Optionally, in the display panel provided in the embodiment of the present invention, as shown in fig. 7 and 8, the display panel includes N sub-pixels pix with different emission colors, where N is an integer greater than or equal to 3;
the N sub-pixels pix with different light emission colors are sequentially arranged along the columns to form a pixel repeating unit 001, and the plurality of pixel repeating units 001 are repeatedly arranged along the column direction;
the emission color of each row of sub-pixels pix is the same.
In practical implementation, in the display panel provided in the embodiment of the present invention, the light emitting colors of the sub-pixels include red, green, and blue, and may also include other colors, such as yellow, white, and the like, which is not limited herein.
Optionally, in the display panel provided in the embodiment of the present invention, as shown in fig. 7 and 8, the display panel further includes: gate lines gatem (M is 1, 2, 3, … … M) connected in one-to-one correspondence with each row of sub-pixels pix;
the data lines datan are respectively positioned at two sides of each row of sub-pixels pix, and only one data line datan is arranged between two adjacent rows of sub-pixels pix; the sub-pixels pix are connected to one of the data lines datan at both sides thereof, and two sub-pixels pix adjacent in the column direction are connected to different data lines datan. In this way, a dot inversion driving scheme as shown in fig. 12 can be realized.
Optionally, in the display panel provided in the embodiment of the present invention, an extending direction of the first control line may be set to be the same as that of the gate line, and an extending direction of the second control line may be the same as that of the gate line. And the first control line, the second control line and the grid line can be set to be made of the same material on the same layer, so that the composition process does not need to be added independently during manufacturing, and the composition pattern only needs to be changed on the basis of the original composition process.
In specific implementation, in the display panel provided in the embodiment of the present invention, for example, the emission colors of the sub-pixels are red (R), green (G), and blue (B), as shown in fig. 7 and 8, the emission colors of the sub-pixels pix in the same row are the same, and the emission colors of the sub-pixels pix in the column direction are repeatedly arranged by using red (R), green (G), and blue (B) as the pixel repeating unit 001.
Further, in the display panel provided in the embodiment of the present invention, the source control circuit may be disposed between the data line and the source driving circuit, which is not limited herein.
Further, in the display panel provided in the embodiment of the present invention, the source driving circuit and the source control circuit may be integrated on the same chip, which is not limited herein.
Further, in the display panel provided in the embodiment of the present invention, the image analysis module may be integrated in a chip of the source driving circuit, and of course, the image analysis module and the source driving circuit may also be integrated on different chips, which is not limited herein.
Based on the same inventive concept, an embodiment of the present invention further provides a method for driving the display panel, as shown in fig. 9, including:
s101, when each row of sub-pixels of the display panel is displayed, the image analysis module determines whether the data signals corresponding to the row of sub-pixels are all common voltage signals according to image data;
if yes, step S102 is executed, and if no, step S103 is executed.
S102, controlling the voltage amplitude of the data signal output to each output end by the source driving circuit to be the same as the voltage amplitude of the data signal output to each output end by the previous row of sub-pixels during displaying, and controlling the source control circuit to provide a common voltage signal for each data line;
s103, controlling the source driving circuit to output data signals to each output end according to the image data, and controlling the source control circuit to provide the data signals output by the output end of the source driving circuit to corresponding data lines; the polarity of the data signals output by the same output end of the source driving circuit in one frame of image is the same, and the polarity of the data signals output by two adjacent frames of images is different.
Optionally, in the driving method provided in the embodiment of the present invention, the method further includes:
when displaying a frame of image, the sub-pixels of the display panel are scanned line by line.
The driving method is described in detail below with reference to the display panel according to the embodiment of the present invention.
Taking the display panel shown in fig. 8 as an example, when displaying a white image as shown in fig. 10a, the corresponding timing is as shown in fig. 10b, and the gate lines gate1 to gate6 output high level signals line by line within one frame time. The signal on the first control line Con1 is a high level signal, the signal on the second control line Con2 is a low level signal, the first switching transistor of each control unit in the source control circuit is turned on, the second switching transistor is turned off, and the voltage amplitudes and polarities of the data signals output by the same output terminal Sn (for example, n is 1-6) of the source driving circuit are the same within one frame time; in two adjacent frames, the polarities of the data signals output by the same output end Sn of the source driving circuit are different, so that the dot inversion driving method shown in fig. 11 is implemented.
Taking the display panel shown in fig. 9 as an example, when displaying a red screen as shown in fig. 12a, the gate lines gate1 to gate6 output high level signals line by line at a corresponding timing as shown in fig. 12b due to the arrangement of the active control circuit. When scanning to a red sub-pixel row, the signal on the first control line Con1 is a high level signal, the signal on the second control line Con2 is a low level signal, the first switching transistor of each control unit in the source control circuit is turned on, the second switching transistor is turned off, each output terminal Sn of the source driving circuit outputs a data signal to a corresponding data line through the first switching transistor, when the green sub-pixel row and the blue sub-pixel row are scanned, a signal on the first control line Con1 is a low level signal, a signal on the second control line Con2 is a high level signal, the first switching transistor of each control unit in the source control circuit is turned off, the second switching transistor is turned on, the source control circuit outputs a common voltage signal to the green sub-pixel and the blue sub-pixel, and the voltage amplitude of the data signal output by each output terminal Sn of the source drive circuit is the same as the voltage amplitude of the data signal output by each output terminal Sn when the red sub-pixel row is displayed. Therefore, within one frame time, the voltage amplitude jump frequency of the data signal output by the same output end Sn line of the source driving circuit is the same as that when a white picture shown in FIG. 10a is displayed, and the power consumption of the display panel when a special image is displayed is reduced.
Taking the display panel shown in fig. 9 as an example, when displaying a white image as shown in fig. 13a, the active control circuit is provided, and the corresponding timing is as shown in fig. 13b, and the gate lines gate1 to gate6 output high level signals line by line. When the sub-pixels in the 1 st row, the sub-pixels in the 3 rd row and the sub-pixels in the 5 th row are scanned, the signal on the first control line Con1 is a high level signal, the signal on the second control line Con2 is a low level signal, the first switching transistor of each control unit in the source control circuit is turned on, the second switching transistor is turned off, each output terminal Sn of the source drive circuit outputs a data signal according to image data, when the sub-pixels in the 2 nd row, the sub-pixels in the 4 th row and the sub-pixels in the 6 th row are scanned, the signal on the first control line Con1 is a low level signal, the signal on the second control line Con2 is a high level signal, the first switching transistor of each control unit in the source control circuit is turned off, the second switching transistor is turned on, and the source control circuit outputs a common voltage signal to the sub-pixels in the corresponding row. Specifically, when the sub-pixels in the 2 nd row are scanned, the voltage amplitude of the data signal output by each output terminal Sn of the source driving circuit is the same as the voltage amplitude of the data signal output by each output terminal Sn when the sub-pixel row in the 1 st row is displayed; when the sub-pixels in the 4 th row are scanned, the voltage amplitude of the data signal output by each output end Sn of the source driving circuit is the same as the voltage amplitude of the data signal output by each output end Sn when the sub-pixel row in the 3 rd row is displayed; when the sub-pixels in the 6 th row are scanned, the voltage amplitude of the data signal output by each output terminal Sn of the source driving circuit is the same as the voltage amplitude of the data signal output by each output terminal Sn when the sub-pixel row in the 5 th row is displayed. Therefore, the frequency of jumping of the voltage amplitude of the data signal output by the same output end Sn of the source driving circuit in one frame time can be reduced, and the power consumption of the display panel when displaying special images is further reduced.
Based on the same inventive concept, the embodiment of the invention further provides a display device, which comprises any one of the display panels provided by the embodiment of the invention. The display device may be: any product or component with a display function, such as a mobile phone, a tablet computer, a television, a display, a notebook computer, a digital photo frame, a navigator and the like shown in fig. 14. The display device can be implemented by referring to the above embodiments of the display panel, and repeated descriptions are omitted.
According to the display panel, the driving method thereof and the display device provided by the embodiment of the invention, when each row of sub-pixels of the display panel is displayed, when the data signals corresponding to the row of sub-pixels are not all common voltage signals, the source driving circuit outputs the data signals to each output end according to image data, and the source control circuit provides the data signals output by the output end of the source driving circuit to the corresponding data lines; when the data signals corresponding to the sub-pixels in the row are all common voltage signals, the voltage amplitude of the data signals output by the source driving circuit to each output end is the same as the voltage amplitude of the data signals output by the sub-pixels in the previous row to each output end when displaying, and the source control circuit provides the common voltage signals to each data line. Therefore, when the data signals corresponding to the sub-pixels in a row are all common voltage signals, the signals on the data lines are provided by the source control circuit, so that frequent jump of the voltage amplitude of the data signals output to the same data line by the source driving circuit within one frame time can be avoided, and the power consumption of the display panel is further reduced.
It will be apparent to those skilled in the art that various changes and modifications may be made in the present invention without departing from the spirit and scope of the invention. Thus, if such modifications and variations of the present invention fall within the scope of the claims of the present invention and their equivalents, the present invention is also intended to include such modifications and variations.

Claims (11)

1. A display panel, comprising: the pixel array comprises an image analysis module, sub-pixels arranged in a matrix, and a data line, a source driving circuit and a source control circuit which are connected with the sub-pixels in each column; the source driving circuit is provided with output ends corresponding to the data lines one by one;
the image analysis module is used for determining whether the data signals corresponding to the sub-pixels in each row are common voltage signals or not according to the image data aiming at the sub-pixels in each row;
the source driving circuit is used for outputting data signals to the output ends according to the image data when the image analysis module determines that the data signals corresponding to the sub-pixels of each row are not all common voltage signals aiming at the sub-pixels of each row; when the image analysis module determines that the data signals corresponding to the sub-pixels in the row are all common voltage signals, the voltage amplitude of the data signals output to the output ends is the same as the voltage amplitude of the data signals output to the output ends when the sub-pixels in the previous row are displayed; the polarities of the data signals output by the same output end in one frame of image are the same, and the polarities of the data signals output by the same output end in two adjacent frames of images are different;
the source control circuit is used for providing the data signals output by the output end of the source driving circuit to the corresponding data lines when the image analysis module determines that the data signals corresponding to the sub-pixels of each row are not all common voltage signals; and when the image analysis module determines that the data signals corresponding to the sub-pixels in the row are all common voltage signals, providing the common voltage signals to the data lines.
2. The display panel according to claim 1, wherein the source control circuit includes control units in one-to-one correspondence with the respective data lines;
the control unit is respectively connected with the output end of the corresponding source drive circuit, the corresponding data line, the common voltage end, the first control end and the second control end;
the control unit is used for conducting the output end of the corresponding source driving circuit with the corresponding data line under the control of the first control end, and conducting the common voltage end with the corresponding data line under the control of the second control end.
3. The display panel according to claim 2, wherein the control unit includes a first switching transistor and a second switching transistor;
the grid electrode of the first switch transistor is connected with the first control end, the first pole of the first switch transistor is connected with the output end of the corresponding source drive circuit, and the second pole of the first switch transistor is connected with the corresponding data line;
and the grid electrode of the second switch transistor is connected with the second control end, the first pole of the second switch transistor is connected with the common voltage end, and the second pole of the second switch transistor is connected with the corresponding data line.
4. The display panel according to claim 3, wherein the first switching transistor and the second switching transistor are both N-type transistors or both P-type transistors.
5. The display panel according to claim 4, wherein the first control terminal of each of the control units is connected to the same first control line;
and the second control end of each control unit is connected with the same second control line.
6. The display panel according to claim 3, wherein the first switching transistor is an N-type transistor, and the second switching transistor is a P-type transistor;
or, the first switch transistor is a P-type transistor, and the second switch transistor is an N-type transistor;
the first control end and the second control end are the same signal end.
7. The display panel according to any one of claims 1 to 6, wherein the display panel includes N sub-pixels having different emission colors, N being an integer greater than or equal to 3;
n sub-pixels with different light-emitting colors are sequentially arranged along the column direction to form a pixel repeating unit, and in each column of sub-pixels, a plurality of pixel repeating units are repeatedly arranged along the column direction;
the light emission color of each row of sub-pixels is the same.
8. The display panel according to claim 7, further comprising: grid lines connected with the sub-pixels in each row in a one-to-one correspondence manner;
the data lines are respectively positioned at two sides of each row of sub-pixels, and only one data line is arranged between two adjacent rows of sub-pixels;
the sub-pixels are connected with one of the data lines on two sides of the sub-pixels, and two adjacent sub-pixels along the column direction are connected with different data lines.
9. A driving method of the display panel according to any one of claims 1 to 8, comprising:
when each row of sub-pixels of the display panel are displayed, the image analysis module determines whether the data signals corresponding to the row of sub-pixels are all common voltage signals according to the image data;
if not, controlling the source driving circuit to output data signals to the output ends according to the image data, and controlling the source control circuit to provide the data signals output by the output ends of the source driving circuit to the corresponding data lines; the polarity of data signals output by the same output end of the source driving circuit in one frame of image is the same, and the polarity of the data signals output by two adjacent frames of images is different;
and if so, controlling the voltage amplitude of the data signal output to each output end by the source driving circuit to be the same as the voltage amplitude of the data signal output to each output end by the previous row of sub-pixels during display, and controlling the source control circuit to provide a common voltage signal to each data line.
10. The driving method according to claim 9, further comprising:
and when one frame of image is displayed, scanning the sub-pixels of the display panel line by line.
11. A display device characterized by comprising the display panel according to any one of claims 1 to 8.
CN201910356532.1A 2019-04-29 2019-04-29 Display panel, driving method thereof and display device Active CN109920389B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201910356532.1A CN109920389B (en) 2019-04-29 2019-04-29 Display panel, driving method thereof and display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201910356532.1A CN109920389B (en) 2019-04-29 2019-04-29 Display panel, driving method thereof and display device

Publications (2)

Publication Number Publication Date
CN109920389A CN109920389A (en) 2019-06-21
CN109920389B true CN109920389B (en) 2021-08-31

Family

ID=66978832

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910356532.1A Active CN109920389B (en) 2019-04-29 2019-04-29 Display panel, driving method thereof and display device

Country Status (1)

Country Link
CN (1) CN109920389B (en)

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101264719B1 (en) * 2006-12-20 2013-05-15 엘지디스플레이 주식회사 Liquid crystal display device
JP5262930B2 (en) * 2009-04-01 2013-08-14 ソニー株式会社 Display element driving method and display device driving method
KR102090705B1 (en) * 2012-09-07 2020-03-19 삼성디스플레이 주식회사 Display Device including RGBW Sub-Pixel and Method of Driving thereof
CN103093719B (en) * 2013-01-17 2015-09-09 北京京东方光电科技有限公司 A kind of driving circuit and driving method and display panel
CN103093733B (en) * 2013-01-17 2015-04-08 北京京东方光电科技有限公司 Liquid crystal display (LCD) panel drive circuit and LCD unit
CN104240668A (en) * 2014-09-29 2014-12-24 深圳市华星光电技术有限公司 Liquid crystal panel and liquid crystal display with same
CN104766564B (en) * 2015-04-24 2017-03-15 京东方科技集团股份有限公司 A kind of display floater, its driving method and display device
TWI724059B (en) * 2016-07-08 2021-04-11 日商半導體能源研究所股份有限公司 Display device, display module and electronic equipment
CN106940992A (en) * 2017-04-28 2017-07-11 武汉华星光电技术有限公司 A kind of display panel, drive circuit and its driving method
CN107749283B (en) * 2017-11-06 2020-05-29 深圳市华星光电半导体显示技术有限公司 Liquid crystal display device having a plurality of pixel electrodes

Also Published As

Publication number Publication date
CN109920389A (en) 2019-06-21

Similar Documents

Publication Publication Date Title
CN109671405B (en) Array substrate, display panel and driving method thereof
US9898978B2 (en) Liquid crystal panels and the driving circuits thereof
US10643516B2 (en) Data line demultiplexer, display substrate, display panel and display device
CN106898324B (en) A kind of display panel and display device
US10629109B2 (en) Array substrate, display panel and method of driving display panel
US8405593B2 (en) Liquid crystal device with multi-dot inversion
WO2016188257A1 (en) Array substrate, display panel and display device
CN101414451B (en) Method for driving liquid crystal display panel with triple gate arrangement
CN111028812B (en) Display panel and driving method thereof
KR101799541B1 (en) Liquid crystal drive circuit, backlight circuit, terminal, device and method
CN107942556B (en) Array substrate, liquid crystal display panel and driving method thereof
US20220334440A1 (en) Array substrate, display panel, display device, and driving method
US10971091B2 (en) Array substrate, display panel and driving method thereof, and display device
JPH1010546A (en) Display device and its driving method
CN111025710B (en) Display panel and display device
US11832492B2 (en) Display panel and display control method, and display device
CN113552752B (en) Liquid crystal display panel and display device
JP2010032974A (en) Liquid crystal display device
CN111061106B (en) Array substrate and display panel
US20090251403A1 (en) Liquid crystal display panel
CN109920389B (en) Display panel, driving method thereof and display device
WO2022222398A1 (en) Display panel and driving method therefor, gamma adjustment method, and display device
CN113439297B (en) Display device and driving method thereof
US8711082B2 (en) Method for driving bistable display device
US8994632B2 (en) Liquid crystal display device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant