CN109889419B - Bus power supply and communication method, device and storage medium - Google Patents
Bus power supply and communication method, device and storage medium Download PDFInfo
- Publication number
- CN109889419B CN109889419B CN201910140321.4A CN201910140321A CN109889419B CN 109889419 B CN109889419 B CN 109889419B CN 201910140321 A CN201910140321 A CN 201910140321A CN 109889419 B CN109889419 B CN 109889419B
- Authority
- CN
- China
- Prior art keywords
- power supply
- data
- time
- communication
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Abstract
The embodiment of the invention provides a bus power supply and communication method, a bus power supply and communication device and a computer readable storage medium. The method comprises the following steps: receiving a power supply signal modulated by a preset detection period, wherein the detection period comprises idle communication time and power supply time; under the condition that uplink data needs to be sent, prolonging the idle communication time into data communication time in a detection period, and correspondingly shortening the power supply time; transmitting uplink data through a power supply signal within data communication time; and receiving downlink data in the power supply signal at the beginning of the idle communication time, and analyzing all data bits of the byte where the bit is located by taking the signal characteristics of one bit of data as a reference. The embodiment of the invention improves the power supply capacity of the system on the basis of ensuring the communication efficiency, analyzes all data bits of the byte by taking the signal characteristic of one bit of data as the reference, ensures more accurate data analysis, overcomes the analysis difficulty caused by distortion and other factors in the data transmission process, and improves the accuracy of data transmission.
Description
Technical Field
The present invention relates to the field of communications technologies, and in particular, to a bus power supply and communication method, device, and computer readable storage medium.
Background
Bus communication technologies such as RS485 and CAN (Controller Area Network) are widely used in various distributed systems. Wherein rs (recommended standard) represents a recommended standard. For example, in a distributed system, a network structure such as a star topology, a bus topology, or a tree topology may be used. The device power supply method of the distributed system has three methods: local power, centralized power, and bus power. The local power supply device provides power supply nearby, and the power supply is generally obtained by passing local 220V Alternating Current through an Alternating Current/Direct Current (AC/DC) adapter. Generally, a method of simultaneously wiring a power line and a communication line is adopted for centralized power supply, and a uniform DC (Direct Current) power supply supplies electric energy to equipment. In the method, the local power supply is easy to be interfered by the outside; the adopted centralized power supply has better anti-interference performance, but needs to increase wiring. By adopting a proper bus power supply technology, not only can metal wires be saved, but also the system reliability can be improved.
In the bus power supply method, power transmission and bidirectional communication are realized by using one cable. However, the bus power supply method in the prior art has no reasonable bus timing design, and cannot well meet the requirements of power supply for the slave node and communication between the master node and the slave node. For example, if the master node and the slave node are in a communication state for a long time, the bus is in a low level state for a long time, and the requirement for supplying power to the slave node cannot be met.
Disclosure of Invention
Embodiments of the present invention provide a bus power supply and communication method, apparatus, and computer-readable storage medium, so as to at least solve one or more technical problems in the prior art.
In a first aspect, an embodiment of the present invention provides a bus power supply and communication method, including:
receiving a power supply signal modulated by a preset detection period, wherein the detection period comprises idle communication time and power supply time; and
under the condition that uplink data needs to be sent, in the detection period, prolonging the idle communication time into data communication time, and correspondingly shortening the power supply time;
transmitting the uplink data through the power supply signal within the data communication time;
and when the idle communication time begins, receiving downlink data in the power supply signal, and analyzing all data bits of the byte where a bit is located by taking the signal characteristics of the bit data as a reference.
In one embodiment, the power supply signal is supplied with a communication voltage during the idle communication time and with a supply voltage during the supply time.
In one embodiment, the method further comprises: setting the ratio of the power supply time to the idle communication time according to the communication rate; and/or the presence of a gas in the gas,
and setting the ratio of the power supply time to the data communication time according to the communication rate.
In one embodiment, parsing all data bits of a byte in which a bit is located based on a signal characteristic of the bit data includes:
acquiring signal characteristics of one bit of data in the downlink data, wherein the signal characteristics comprise distortion type, amplitude range and/or signal duration;
and calculating all data bits of the byte where the bit is located by utilizing Fourier transform according to the signal characteristics of the bit data.
In one embodiment, calculating all data bits of the byte where the bit is located by using fourier transform according to the signal characteristics of the one-bit data includes:
judging the distortion degree of the signal of the bit data according to the signal characteristic of the bit data;
and calculating all data bits of the byte where the bit is located by utilizing Fourier transform according to the distortion degree of the signal of the bit data.
In a second aspect, an embodiment of the present invention provides a bus power supply and communication apparatus, including:
the device comprises a receiving unit, a processing unit and a processing unit, wherein the receiving unit is used for receiving a power supply signal modulated by a preset detection period, and the detection period comprises idle communication time and power supply time; and
a modulation unit to: under the condition that uplink data needs to be sent, in the detection period, prolonging the idle communication time into data communication time, and correspondingly shortening the power supply time;
a transmitting unit configured to: transmitting the uplink data through the power supply signal within the data communication time;
the receiving unit is further configured to: and when the idle communication time begins, receiving downlink data in the power supply signal, and analyzing all data bits of the byte where a bit is located by taking the signal characteristics of the bit data as a reference.
In one embodiment, the method further comprises: the power supply signal is supplied with communication voltage in the idle communication time and is supplied with power supply voltage in the power supply time.
In one embodiment, the apparatus further comprises a setting unit for:
setting the ratio of the power supply time to the idle communication time according to the communication rate; and/or the presence of a gas in the gas,
and setting the ratio of the power supply time to the data communication time according to the communication rate.
In one embodiment, the receiving unit is further configured to:
acquiring signal characteristics of one bit of data in the downlink data, wherein the signal characteristics comprise distortion type, amplitude range and/or signal duration;
and calculating all data bits of the byte where the bit is located by utilizing Fourier transform according to the signal characteristics of the bit data.
In one embodiment, the receiving unit is further configured to:
judging the distortion degree of the signal of the bit data according to the signal characteristic of the bit data;
and calculating all data bits of the byte where the bit is located by utilizing Fourier transform according to the distortion degree of the signal of the bit data.
In a third aspect, an embodiment of the present invention provides a bus power supply and communication apparatus, where functions of the apparatus may be implemented by hardware, or may be implemented by hardware executing corresponding software. The hardware or software includes one or more modules corresponding to the above-described functions.
In one possible design, the apparatus includes a processor and a memory, the memory is used for storing a program supporting the apparatus to execute the method, and the processor is configured to execute the program stored in the memory. The apparatus may also include a communication interface for communicating with other devices or a communication network.
In a fourth aspect, an embodiment of the present invention provides a computer-readable storage medium, which stores a computer program, and when the computer program is executed by a processor, the computer program implements the method according to any one of the first aspect.
One of the above technical solutions has the following advantages or beneficial effects: through the time sequence design of time-sharing processing of communication and power supply, the detection period of the power supply signal is divided into idle communication time and power supply time, on one hand, a simple and efficient communication mode is provided, on the other hand, enough power supply time is guaranteed, and therefore the power supply capacity of the system is improved on the basis of guaranteeing the communication efficiency.
Another technical scheme in the above technical scheme has the following advantages or beneficial effects: the ratio of the power supply time to the idle communication time is set according to the communication rate, communication requirements between a master node and a slave node and system power supply requirements are considered, and the system power supply capacity can be further improved on the basis of ensuring the communication efficiency.
The other technical scheme in the technical scheme has the following advantages or beneficial effects: the signal characteristics of the bit data are taken as a reference, all data bits of the byte where the bit is located are analyzed, so that the data analysis is more accurate, the analysis difficulty caused by distortion, distortion and signal duration change in the data transmission process is overcome, and the accuracy of data transmission is improved.
The foregoing summary is provided for the purpose of description only and is not intended to be limiting in any way. In addition to the illustrative aspects, embodiments, and features described above, further aspects, embodiments, and features of the present invention will be readily apparent by reference to the drawings and following detailed description.
Drawings
In the drawings, like reference numerals refer to the same or similar parts or elements throughout the several views unless otherwise specified. The figures are not necessarily to scale. It is appreciated that these drawings depict only some embodiments in accordance with the disclosure and are therefore not to be considered limiting of its scope.
Fig. 1 is a flowchart of a bus power supply and communication method according to an embodiment of the present invention.
Fig. 2 is a timing chart of time-sharing processing of a bus idle state in a bus power supply and communication method according to an embodiment of the present invention.
Fig. 3 is a timing diagram of time-sharing processing of a bus power supply and communication method according to another embodiment of the invention.
Fig. 4 is a schematic diagram illustrating a bus idle to downlink data switching of the bus power supply and communication method according to the embodiment of the present invention.
Fig. 5 is a schematic diagram of downlink data of a bus power supply and communication method according to an embodiment of the present invention.
Fig. 6 is a flowchart of data analysis of a bus power supply and communication method according to an embodiment of the present invention.
Fig. 7 is a schematic diagram of uplink data of a bus power supply and communication method according to an embodiment of the present invention.
Fig. 8 is a block diagram of a bus power supply and communication device according to an embodiment of the present invention.
Fig. 9 is a block diagram of a bus power supply and communication device according to another embodiment of the invention.
Fig. 10 is a block diagram of a bus power supply and communication device according to another embodiment of the invention.
Detailed Description
In the following, only certain exemplary embodiments are briefly described. As those skilled in the art will recognize, the described embodiments may be modified in various different ways, all without departing from the spirit or scope of the present invention. Accordingly, the drawings and description are to be regarded as illustrative in nature, and not as restrictive.
Fig. 1 is a flowchart of a bus power supply and communication method according to an embodiment of the present invention. As shown in fig. 1, the bus power supply and communication method according to the embodiment of the present invention includes:
step S110, receiving a power supply signal modulated by a preset detection period, wherein the detection period comprises idle communication time and power supply time; and
step S120, under the condition that the uplink data needs to be sent, in the detection period, the idle communication time is lengthened into the data communication time, and the power supply time is correspondingly shortened;
step S130, in the data communication time, the uplink data is sent through the power supply signal;
step S140, when the idle communication time starts, receiving the downlink data in the power supply signal, and analyzing all data bits of the byte where a bit is located with reference to the signal characteristic of the bit data.
In a bus power supply method, for example, in a distributed bus system such as RS485, since power transmission and bidirectional communication are realized by using one cable, the matching relationship between power supply and communication in time sequence needs to be designed reasonably. In the bus power supply and communication method provided by the embodiment of the invention, a detection period of a power supply signal is preset, and one detection period of the power supply signal comprises idle communication time and power supply time. On one hand, the method ensures sufficient power supply time to supply power to the slave node; on the other hand, when the slave node needs to send uplink data, the idle communication time can be prolonged to be the data communication time in the detection period, and the uplink data is sent through the power supply signal in the data communication time, so that higher communication efficiency is guaranteed.
In one embodiment, the method further comprises: the power supply signal is supplied with communication voltage in the idle communication time and is supplied with power supply voltage in the power supply time.
Fig. 2 is a timing chart of time-sharing processing of a bus idle state in a bus power supply and communication method according to an embodiment of the present invention. Fig. 3 is a timing diagram of time-sharing processing of a bus power supply and communication method according to another embodiment of the invention. In FIGS. 2 and 3, VHRepresents a supply voltage; vMRepresenting a communication voltage; vLRepresents a low-order voltage; TS denotes a detection period; t0 denotes an idle communication time; t1 represents data communication time; t2 represents the power supply time.
In one example, the supply voltage VHThe value range of the voltage value is more than or equal to 12V; communication voltage VMThe voltage value of (2) is greater than or equal to 10V.
When the bus is in an idle state, i.e., when there is no data interaction on the bus, the bus timing allocation relationship is shown in the solid line portion of fig. 2. As shown in fig. 2, in an example of the bus timing distribution relationship, one detection period TS is composed of an idle communication time T0 and a power supply time T2, i.e., TS ═ T0+ T2. The slave node may be powered at the communication voltage during idle communication time and at the supply voltage during supply time. The idle communication time can be set according to the characteristics and performance indexes of the network and the bus and the communication requirements of the master node and the slave nodes. For example, the idle communication time T0 may be set to 200 μ s.
Referring to fig. 3, when the slave node needs to send uplink data, the bus timing allocation relationship is shown in a dotted line portion in fig. 3. As described above, when the bus is in the idle state, the bus timing allocation relationship is shown with reference to the solid line portion in fig. 2. Similarly, the timing allocation relationship when the bus is in the idle state is also indicated by the solid line portion in fig. 3, and this allocation relationship is the same as that shown in fig. 2. As shown in fig. 3, in one example of the bus timing distribution relationship, compared with the bus timing distribution relationship of the idle state, the idle communication time T0 of the idle state is lengthened to the data communication time T1 within one sensing period TS, and the power supply time is shortened accordingly. That is, when the slave node transmits uplink data, for example, when the slave node replies data to the master node, the data communication time T1 is greater than the idle communication time T0. One sensing period TS is composed of a data communication time T1 and a power supply time T2. The slave node may transmit upstream data to the master node within data communication time T1. The communication signal carrying the uplink data can be modulated into the power supply signal, that is, the communication signal is superposed into the power supply signal, and then the uplink data is sent to the main node through the power supply signal. The master node may receive the upstream data at the communication voltage for a data communication time T1 and power the slave node at the power supply voltage for a power supply time T2. The data communication time can be set according to the characteristics and performance indexes of the network and the bus and the communication requirements of the master node and the slave nodes. For example, the data communication time T1 may be set to 400 μ s.
The technical scheme has the following advantages or beneficial effects: through the time sequence design of time-sharing processing of communication and power supply, the detection period of the power supply signal is divided into idle communication time and power supply time, on one hand, a simple and efficient communication mode is provided, on the other hand, enough power supply time is guaranteed, and therefore the power supply capacity of the system is improved on the basis of guaranteeing the communication efficiency.
In one embodiment, the method further comprises: and setting the ratio of the power supply time to the idle communication time according to the communication rate.
In one embodiment, the method further comprises: the ratio of the power supply time to the idle communication time is 5-20.
In one example, under the condition that the communication rate is 2400 baud, the ratio T2/T0 of the power supply time to the idle communication time is set to be 10-20; and under the condition that the communication rate is 9600 baud rate, setting the ratio T2/T0 of the power supply time to the idle communication time to be 5-10. The power supply time is properly prolonged under the condition that no data interaction exists on the bus, and the improvement of the power supply efficiency is facilitated.
In the above example, in the case where the communication rate is relatively low, the network transmission speed is also relatively slow, and in this case, the time of one detection period TS may be set to be relatively long. And the idle communication time T0 may be set to the same value in the case of different communication rates. From TS ═ T0+ T2, it can be seen that the power supply time T2 is relatively long under the condition of relatively low communication rate. Therefore, in the case where the communication rate is relatively low, the ratio T2/T0 of the power supply time to the idle communication time is relatively large.
In one embodiment, the method further comprises: and setting the ratio of the power supply time to the data communication time according to the communication rate.
In one embodiment, the method further comprises: the ratio of the power supply time to the data communication time is 3-10.
In one example, under the condition that the communication rate is 2400 baud, the ratio T2/T1 of the power supply time to the data communication time is set to be 5-10; and under the condition that the communication rate is 9600 baud rate, setting the ratio T2/T1 of the power supply time to the data communication time to be 3-5. The ratio of the power supply time to the data communication time is reasonably set, the communication requirements between the master node and the slave node and the system power supply requirements are considered, and the system power supply capacity can be further improved on the basis of ensuring the communication efficiency.
The technical scheme has the following advantages or beneficial effects: the ratio of the power supply time to the idle communication time is set according to the communication rate, communication requirements between a master node and a slave node and system power supply requirements are considered, and the system power supply capacity can be further improved on the basis of ensuring the communication efficiency.
In one embodiment, the method further comprises: and receiving downlink data in the power supply signal when the idle communication time begins.
The bus power supply and communication method of the embodiment of the invention ensures sufficient power supply time to supply power to the slave node on one hand, and can send the downlink data to the slave node when the master node needs to send the downlink data and the idle communication time of a detection period starts on the other hand, thereby ensuring higher communication efficiency. For example, the master node sends out the broadcast message once at the beginning of the idle communication time of a detection period, and sends the broadcast message to the slave nodes through the bus. Similarly, the slave node receives the downlink data in the power supply signal at the beginning of the idle communication time.
Fig. 4 is a schematic diagram illustrating a bus idle to downlink data switching of the bus power supply and communication method according to the embodiment of the present invention. In FIG. 4, VHRepresents a supply voltage; vMRepresenting a communication voltage; vLIndicating a low level voltage, VLThe value range of the voltage value is VM>VLNot less than 0; TS denotes a detection period. As mentioned above, when the bus is in the idle state, one detection period TS is composed of the idle communication time T0 and the power supply time T2, i.e., TS ═ T0+ T2. When the master node sends downstream data to the slave node, the master node will send downstream data to the bus at the instant when T0 begins, see fig. 4 where the supply signal voltage is pulled down to VLThe corresponding time period.
In this embodiment, since the data amount of the downlink data is generally small, for example, the master node transmits a piece of broadcast information, the time taken to transmit the downlink data is also small. The downlink data is sent in less time, excessive power supply time cannot be occupied additionally, and the power supply capacity cannot be influenced. The power supply signals are detected at the two ends of the master node and the slave node, and the master node sends data to the slave node when the idle communication time of a certain detection period of the power supply signals is detected.
In one embodiment, the master node transmits the data to the slave node by the power supply signal at the beginning of the idle communication time, further comprising:
and transmitting the downlink data by the power supply voltage, wherein one-bit binary data is transmitted within a first time threshold, and in the case of transmitting one-bit binary data '0', a pulse signal of a low-bit voltage with the duration of a second time threshold is modulated on the power supply voltage within the first time threshold.
Fig. 5 is a schematic diagram of downlink data of a bus power supply and communication method according to an embodiment of the present invention. In FIG. 5, VHRepresents a supply voltage; vLIndicating a low level voltage, VLThe value range of the voltage value is VM>VLNot less than 0; t3 indicates the transmission time of one bit of downstream data. As shown in FIG. 5, in one example, the master node supplies a supply voltage VHData is transmitted, and a time when one-bit binary data "1" is transmitted and a time when one-bit binary data "0" is transmitted are both T3. When data '1' is transmitted, the voltage value of the power supply signal is always kept at the power supply voltage VH. When transmitting a bit binary data "0", the host is at the supply voltage VHThe upper modulation is short in time and has a low-order voltage VLThe pulse signal of (2). That is, when transmitting "0" data, the power supply voltage is first at the low-order voltage VLThen pulled up to the supply voltage VHTherefore, the master node can be ensured to have higher communication efficiency and enough system power supply capacity at the same time.
Fig. 6 is a flowchart of data analysis of a bus power supply and communication method according to an embodiment of the present invention. As shown in fig. 6, in one embodiment, parsing all data bits of the byte where a bit is located based on the signal characteristic of the bit data includes:
step S210, obtaining signal characteristics of one bit of data in the downlink data, wherein the signal characteristics comprise distortion type, amplitude range and/or signal duration;
step S220, calculating all data bits of the byte where the bit is located by using fourier transform according to the signal characteristics of the bit data.
In one example, the slave node may transmit one byte of upstream data during the data communication time T1. In general, the data format of the bus transmission may be composed of a start bit, a data bit, a stop bit, and the like. For example, the data bit of one byte transmitted in the data communication time T1 is 8 bits.
Referring to fig. 5, the data content transmitted by each data bit may include one-bit binary data "1" or one-bit binary data "0". In this embodiment, when downstream data is received from a node, a one-bit data pattern will be described as a reference, for example, the time of the first T3 in fig. 5 as a reference, by which the entire byte data is parsed and restored according to a specific algorithm.
In the network transmission process, due to signal attenuation caused by distance and environment, line-to-line inductive capacitance, inductance and other interference waves with different frequencies and the like, normal data can be affected to different degrees, and the situations of signal distortion, waveform distortion and the like inevitably occur, so that after the pulse curve of the one-bit data graph is described, signal characteristics such as distortion type, amplitude range and/or signal duration and the like can be obtained from the pulse curve. When analyzing all data bits of the whole byte, the method can be compared with the already described pulse curve of the one-bit data pattern, and the signal characteristics of the pulse curve of the one-bit data pattern are taken as a reference to analyze all data bits of the whole byte so as to avoid analysis errors caused by signal distortion.
In one embodiment, calculating all data bits of the byte where the bit is located by using fourier transform according to the signal characteristics of the one-bit data includes:
judging the distortion degree of the signal of the bit data according to the signal characteristic of the bit data;
and calculating all data bits of the byte where the bit is located by utilizing Fourier transform according to the distortion degree of the signal of the bit data.
Specifically, a graph of a bit of data may be first drawn to actually determine the actual distortion degree of the waveform of the bit after signal reflection, such as edge slope, ringing, voltage value, pulse width, etc. And calculating the actual data of other bits in the byte where the bit data is located by utilizing Fourier transform according to the sampling waveform of the bit data as a reference. The method adopts a field sampling mode, and can effectively avoid the difference distortion of data under various complex interference conditions, thereby efficiently and truly restoring the data and completing the data interaction process.
The technical scheme has the following advantages or beneficial effects: the signal characteristics of the bit data are used as a reference, all data bits of the byte where the bit is located are analyzed, so that the data analysis is more accurate, the analysis difficulty caused by distortion, distortion and signal duration change in the data transmission process is overcome, and the accuracy of data transmission is improved.
In one embodiment, the transmitting the uplink data through the power supply signal during the data communication time includes:
transmitting one byte of the uplink data within the data communication time of each of the detection periods.
Fig. 7 is a schematic diagram of uplink data of a bus power supply and communication method according to an embodiment of the present invention. In FIG. 7, VHRepresents a supply voltage; vMRepresenting a communication voltage; vLIndicating a low level voltage, VLThe value range of the voltage value is VM>VLNot less than 0; TS denotes a detection period; t1 represents data communication time; t4 represents the time when one bit of data is transmitted from the node.
In one example, the slave node transmits one byte of upstream data during the data communication time T1. In general, the data format of a bus transfer may consist of a start bit, a data bit, a parity bit, and a stop bit. Wherein parity bits are not required. The start bit marks the beginning of the transmission of a byte. The sender starts a byte transfer by sending a start bit that the receiver can use to synchronize its receive clock with the sender's data. The data bits indicate the number of data bits actually contained in a set of data, i.e., the information content actually transmitted. The data bit immediately following the start bit is the actual valid information in the communication. The number of bits of the data bits is commonly agreed upon by both communicating parties. For example, in the embodiment of the present invention, the data bit of one byte transmitted in the data communication time T1 is 8 bits. The stop bit is last to mark the end of the transfer of one byte. The bit time, i.e., the time width of each bit, is represented by T4 in fig. 7 as the time when one bit of data is transmitted.
In such an embodiment, an appropriate amount of data is sent during each detection period to better accommodate the network transmission rate. For example, one byte of the uplink data is transmitted during the data communication time of each sensing period, so that the communication rate can be better adapted. In one example, in the case of a communication rate of 9600 baud, the time to transmit one byte takes 1 millisecond; in the case where the communication rate is 2400 baud, it takes 4 milliseconds to transmit one byte. In another example, the sensing period TS may be set to 4 msec with a portion of the sensing period, i.e., the power supply time T2, set to 3.6 msec. Another part of the detection period is idle communication time T0 of 400 microseconds for transmitting data.
Fig. 8 is a block diagram of a bus power supply and communication device according to an embodiment of the present invention. As shown in fig. 8, the bus power supply and communication apparatus according to the embodiment of the present invention includes:
a receiving unit 100, configured to receive a power supply signal modulated with a preset detection period, where the detection period includes an idle communication time and a power supply time; and
a modulation unit 200 for: under the condition that uplink data needs to be sent, in the detection period, prolonging the idle communication time into data communication time, and correspondingly shortening the power supply time;
a sending unit 300, configured to: transmitting the uplink data through the power supply signal within the data communication time;
the receiving unit 100 is further configured to: and when the idle communication time begins, receiving downlink data in the power supply signal, and analyzing all data bits of the byte where a bit is located by taking the signal characteristics of the bit data as a reference.
In one embodiment, the method further comprises: the power supply signal is supplied with communication voltage in the idle communication time and is supplied with power supply voltage in the power supply time.
Fig. 9 is a block diagram of a bus power supply and communication device according to another embodiment of the invention. As shown in fig. 9, in one embodiment, the apparatus further includes a setting unit 400 configured to set a ratio of the power supply time to the idle communication time according to a communication rate.
In one embodiment, the method further comprises: the ratio of the power supply time to the idle communication time is 5-20.
Referring to fig. 9, in one embodiment, the apparatus further includes a setting unit 400 for setting a ratio of the power supply time to the data communication time according to a communication rate.
In one embodiment, the method further comprises: the ratio of the power supply time to the data communication time is 3-10.
In one embodiment, the sending unit 300 is further configured to: transmitting one byte of the uplink data within the data communication time of each of the detection periods.
In one embodiment, the receiving unit 100 is further configured to: and receiving downlink data in the power supply signal when the idle communication time begins.
In one embodiment, the receiving unit 100 is further configured to:
acquiring signal characteristics of one bit of data in the downlink data, wherein the signal characteristics comprise distortion type, amplitude range and/or signal duration;
and calculating all data bits of the byte where the bit is located by utilizing Fourier transform according to the signal characteristics of the bit data.
In one embodiment, the receiving unit is further configured to:
judging the distortion degree of the signal of the bit data according to the signal characteristic of the bit data;
and calculating all data bits of the byte where the bit is located by utilizing Fourier transform according to the distortion degree of the signal of the bit data.
The functions of each unit in the bus power supply and communication device according to the embodiments of the present invention can be referred to the related description of the above method, and are not described herein again.
In one possible design, the bus power supply and communication device includes a processor and a memory, the memory is used for storing a program for supporting the bus power supply and communication device to execute the bus power supply and communication method, and the processor is configured to execute the program stored in the memory. The bus power supply and communication device can also comprise a communication interface, and the bus power supply and communication device is communicated with other equipment or a communication network.
Fig. 10 is a block diagram of a bus power supply and communication device according to another embodiment of the invention. As shown in fig. 10, the apparatus includes: a memory 101 and a processor 102, the memory 101 having stored therein a computer program operable on the processor 102. The processor 102 implements the bus power supply and communication method in the above embodiments when executing the computer program. The number of the memory 101 and the processor 102 may be one or more.
The device also includes:
and the communication interface 103 is used for communicating with external equipment and performing data interactive transmission.
If the memory 101, the processor 102 and the communication interface 103 are implemented independently, the memory 101, the processor 102 and the communication interface 103 may be connected to each other through a bus and perform communication with each other. The bus may be an Industry Standard Architecture (ISA) bus, a Peripheral Component Interconnect (PCI) bus, an Extended Industry Standard Architecture (EISA) bus, or the like. The bus may be divided into an address bus, a data bus, a control bus, etc. For ease of illustration, only one thick line is shown in FIG. 10, but this is not intended to represent only one bus or type of bus.
Optionally, in a specific implementation, if the memory 101, the processor 102, and the communication interface 103 are integrated on a chip, the memory 101, the processor 102, and the communication interface 103 may complete communication with each other through an internal interface.
In another aspect, an embodiment of the present invention provides a computer-readable storage medium, which stores a computer program, and when the computer program is executed by a processor, the computer program implements any one of the above bus power supply and communication methods.
In the description herein, references to the description of the term "one embodiment," "some embodiments," "an example," "a specific example," or "some examples," etc., mean that a particular feature, structure, material, or characteristic described in connection with the embodiment or example is included in at least one embodiment or example of the invention. Furthermore, the particular features, structures, materials, or characteristics described may be combined in any suitable manner in any one or more embodiments or examples. Furthermore, various embodiments or examples and features of different embodiments or examples described in this specification can be combined and combined by one skilled in the art without contradiction.
Furthermore, the terms "first", "second" and "first" are used for descriptive purposes only and are not to be construed as indicating or implying relative importance or implicitly indicating the number of technical features indicated. Thus, a feature defined as "first" or "second" may explicitly or implicitly include at least one such feature. In the description of the present invention, "a plurality" means two or more unless specifically defined otherwise.
Any process or method descriptions in flow charts or otherwise described herein may be understood as representing modules, segments, or portions of code which include one or more executable instructions for implementing specific logical functions or steps of the process, and alternate implementations are included within the scope of the preferred embodiment of the present invention in which functions may be executed out of order from that shown or discussed, including substantially concurrently or in reverse order, depending on the functionality involved, as would be understood by those reasonably skilled in the art of the present invention.
The logic and/or steps represented in the flowcharts or otherwise described herein, e.g., an ordered listing of executable instructions that can be considered to implement logical functions, can be embodied in any computer-readable medium for use by or in connection with an instruction execution system, apparatus, or device, such as a computer-based system, processor-containing system, or other system that can fetch the instructions from the instruction execution system, apparatus, or device and execute the instructions. For the purposes of this description, a "computer-readable medium" can be any means that can contain, store, communicate, propagate, or transport the program for use by or in connection with the instruction execution system, apparatus, or device. More specific examples (a non-exhaustive list) of the computer-readable medium would include the following: an electrical connection (electronic device) having one or more wires, a portable computer diskette (magnetic device), a Random Access Memory (RAM), a read-only memory (ROM), an erasable programmable read-only memory (EPROM or flash memory), an optical fiber device, and a portable read-only memory (CDROM). Additionally, the computer-readable medium could even be paper or another suitable medium upon which the program is printed, as the program can be electronically captured, via for instance optical scanning of the paper or other medium, then compiled, interpreted or otherwise processed in a suitable manner if necessary, and then stored in a computer memory.
It should be understood that portions of the present invention may be implemented in hardware, software, firmware, or a combination thereof. In the above embodiments, the various steps or methods may be implemented in software or firmware stored in memory and executed by a suitable instruction execution system. For example, if implemented in hardware, as in another embodiment, any one or combination of the following techniques, which are known in the art, may be used: a discrete logic circuit having a logic gate circuit for implementing a logic function on a data signal, an application specific integrated circuit having an appropriate combinational logic gate circuit, a Programmable Gate Array (PGA), a Field Programmable Gate Array (FPGA), or the like.
It will be understood by those skilled in the art that all or part of the steps carried by the method for implementing the above embodiments may be implemented by hardware related to instructions of a program, which may be stored in a computer readable storage medium, and when the program is executed, the program includes one or a combination of the steps of the method embodiments.
In addition, functional units in the embodiments of the present invention may be integrated into one processing module, or each unit may exist alone physically, or two or more units are integrated into one module. The integrated module can be realized in a hardware mode, and can also be realized in a software functional module mode. The integrated module, if implemented in the form of a software functional module and sold or used as a separate product, may also be stored in a computer readable storage medium. The storage medium may be a read-only memory, a magnetic or optical disk, or the like.
The above description is only for the specific embodiment of the present invention, but the scope of the present invention is not limited thereto, and any person skilled in the art can easily conceive various changes or substitutions within the technical scope of the present invention, and these should be covered by the scope of the present invention. Therefore, the protection scope of the present invention shall be subject to the protection scope of the appended claims.
Claims (8)
1. A bus power supply and communication method is characterized by comprising the following steps:
receiving a power supply signal modulated by a preset detection period, wherein the detection period comprises idle communication time and power supply time; and
under the condition that uplink data needs to be sent, in the detection period, prolonging the idle communication time into data communication time, and correspondingly shortening the power supply time;
transmitting the uplink data through the power supply signal within the data communication time;
when the idle communication time begins, receiving downlink data in the power supply signal, and analyzing all data bits of a byte where a bit is located by taking the signal characteristics of the bit data as a reference;
the analyzing all data bits of the byte where the bit is located by taking the signal characteristic of one bit of data as a reference comprises the following steps: acquiring signal characteristics of one bit of data in the downlink data, wherein the signal characteristics comprise distortion type, amplitude range and signal duration; judging the distortion degree of the signal of the bit data according to the signal characteristic of the bit data; and calculating all data bits of the byte where the bit is located by utilizing Fourier transform according to the distortion degree of the signal of the bit data.
2. The method of claim 1, further comprising:
the power supply signal is supplied with communication voltage in the idle communication time and is supplied with power supply voltage in the power supply time.
3. The method of claim 1, further comprising:
setting the ratio of the power supply time to the idle communication time according to the communication rate; and/or the presence of a gas in the gas,
and setting the ratio of the power supply time to the data communication time according to the communication rate.
4. A bus powering and communication device, comprising:
the device comprises a receiving unit, a processing unit and a processing unit, wherein the receiving unit is used for receiving a power supply signal modulated by a preset detection period, and the detection period comprises idle communication time and power supply time; and
a modulation unit to: under the condition that uplink data needs to be sent, in the detection period, prolonging the idle communication time into data communication time, and correspondingly shortening the power supply time;
a transmitting unit configured to: transmitting the uplink data through the power supply signal within the data communication time;
the receiving unit is further configured to: when the idle communication time begins, receiving downlink data in the power supply signal, and analyzing all data bits of a byte where a bit is located by taking the signal characteristics of the bit data as a reference;
the receiving unit is further configured to: acquiring signal characteristics of one bit of data in the downlink data, wherein the signal characteristics comprise distortion type, amplitude range and signal duration; judging the distortion degree of the signal of the bit data according to the signal characteristic of the bit data; and calculating all data bits of the byte where the bit is located by utilizing Fourier transform according to the distortion degree of the signal of the bit data.
5. The apparatus of claim 4, further comprising:
the power supply signal is supplied with communication voltage in the idle communication time and is supplied with power supply voltage in the power supply time.
6. The apparatus according to claim 4, further comprising a setting unit configured to:
setting the ratio of the power supply time to the idle communication time according to the communication rate; and/or the presence of a gas in the gas,
and setting the ratio of the power supply time to the data communication time according to the communication rate.
7. A bus powering and communication device, comprising:
one or more processors;
storage means for storing one or more programs;
the one or more programs, when executed by the one or more processors, cause the one or more processors to implement the method of any of claims 1-3.
8. A computer-readable storage medium, in which a computer program is stored which, when being executed by a processor, carries out the method according to any one of claims 1-3.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910140321.4A CN109889419B (en) | 2019-02-26 | 2019-02-26 | Bus power supply and communication method, device and storage medium |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910140321.4A CN109889419B (en) | 2019-02-26 | 2019-02-26 | Bus power supply and communication method, device and storage medium |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109889419A CN109889419A (en) | 2019-06-14 |
| CN109889419B true CN109889419B (en) | 2021-06-15 |
Family
ID=66929249
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910140321.4A Active CN109889419B (en) | 2019-02-26 | 2019-02-26 | Bus power supply and communication method, device and storage medium |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109889419B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112556105B (en) * | 2020-12-09 | 2022-05-31 | 广东美的暖通设备有限公司 | Control method, control device, communication system and storage medium for communication equipment |
| CN112559417B (en) * | 2020-12-09 | 2023-04-25 | 广东美的暖通设备有限公司 | Control method and device for air conditioner communication, communication system and readable storage medium |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102970057A (en) * | 2012-11-06 | 2013-03-13 | 京信通信系统（中国）有限公司 | Base station frequency hopping method and system |
| CN103092801A (en) * | 2013-01-29 | 2013-05-08 | 北京强联通讯技术有限公司 | Bus power supply communication method |
| CN106130857A (en) * | 2016-08-26 | 2016-11-16 | 深圳市嘉泰智能股份有限公司 | Two-wire power supply and communication system and method |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101980451B (en) * | 2010-10-09 | 2013-10-30 | 华北电力大学 | Time-interval-adaptation-based power line power frequency communication system and method |
-
2019
- 2019-02-26 CN CN201910140321.4A patent/CN109889419B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102970057A (en) * | 2012-11-06 | 2013-03-13 | 京信通信系统（中国）有限公司 | Base station frequency hopping method and system |
| CN103092801A (en) * | 2013-01-29 | 2013-05-08 | 北京强联通讯技术有限公司 | Bus power supply communication method |
| CN106130857A (en) * | 2016-08-26 | 2016-11-16 | 深圳市嘉泰智能股份有限公司 | Two-wire power supply and communication system and method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN109889419A (en) | 2019-06-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5921578B2 (en) | Channel selection in power line communication | |
| CN109889419B (en) | Bus power supply and communication method, device and storage medium | |
| EP2763365B1 (en) | Method and device for sending and receiving data | |
| US20090213915A1 (en) | Method for the non-bitrate-dependent encoding of digital signals on a bus system | |
| US7860173B2 (en) | Common field bus for data and energy transfer | |
| CN109413721B (en) | Configuration and detection method of wake-up signal detection time, network equipment and terminal | |
| WO2015059314A1 (en) | Method and system for providing pulsed power and data on a bus | |
| MY115482A (en) | System and method for active detection of connection to a network | |
| CN110278008B (en) | Power line communication method and device and computer storage medium | |
| CN105119793A (en) | Identifier distribution method of sensor network CAN bus frame format | |
| CN102891702B (en) | Cable diagnosis method and device | |
| WO2018095181A1 (en) | Data transmission method and device | |
| WO2014088961A2 (en) | Multi-tone wakeup mechanism for a wireless network | |
| CN109714236B (en) | Bus power supply and communication method, device and storage medium | |
| KR100297657B1 (en) | 2-wire multi-station bus system and master and slave stations used in it | |
| US20060279406A1 (en) | Synchronization and adaptive timing method for multiple RFID reader system | |
| CN105808476B (en) | The transmission method and device of clock-domain crossing data | |
| US20210255007A1 (en) | Distributed optical fiber sensing using point sensors | |
| MX2022003696A (en) | Communication method, device, and system. | |
| CN115051889A (en) | Single-wire communication system and method | |
| CN111049629A (en) | Search space detection method, terminal and network side device | |
| JP2001168776A (en) | Terminal data collection method | |
| CN105391666A (en) | Multi-service bus transmission system and transmission method based on FSK modem | |
| US7142556B1 (en) | Media access control scheme for serially linked devices | |
| WO2021063140A1 (en) | Communication method and related apparatus |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |