CN109873565B - Novel topology of two-stage matrix converter and common-mode voltage suppression strategy thereof - Google Patents
Novel topology of two-stage matrix converter and common-mode voltage suppression strategy thereof Download PDFInfo
- Publication number
- CN109873565B CN109873565B CN201910179031.0A CN201910179031A CN109873565B CN 109873565 B CN109873565 B CN 109873565B CN 201910179031 A CN201910179031 A CN 201910179031A CN 109873565 B CN109873565 B CN 109873565B
- Authority
- CN
- China
- Prior art keywords
- stage
- inverter
- vector
- switch tube
- common
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Rectifiers (AREA)
- Ac-Ac Conversion (AREA)
Abstract
The invention discloses a new topology of a two-stage matrix converter and a common-mode voltage suppression strategy thereof, wherein the topological structure is that a unidirectional switch tube is respectively connected in series on an upper bus and a lower bus of a direct current side of the traditional two-stage matrix converter. The invention has the advantages that the load side common mode voltage can be reduced to 0.577 times of the peak value of the input phase voltage in the whole area of the voltage transmission ratio of 0-0.866, and the suppression effect is equivalent to that of the prior art; the commutation control strategy is simple, commutation can be directly implemented on the commutation level, and the system reliability is improved; compared with the traditional modulation strategy, the total actual switching times of the system are basically unchanged, the quality of input and output current is kept unchanged, and the quality of electric energy is good.
Description
Technical Field
The invention relates to a topology and common-mode voltage suppression technology of a power electronic converter, in particular to a new topology of a two-stage matrix converter and a common-mode voltage suppression strategy thereof.
Background
As a novel AC-AC converter, the two-stage matrix converter not only has the advantages of sine input and output currents, bidirectional energy flow, no need of a DC energy storage element, high power density, compact structure and the like of the traditional matrix converter, but also has the advantages of rectifier zero current conversion, simple control of a clamping circuit and the like, thereby arousing the attention of numerous scholars at home and abroad in the past 20 years and having great development potential.
In the motor driving application, a load side of the two-stage matrix converter can generate common-mode voltage, so that shaft current is formed, a motor bearing is damaged, the service life of a motor is shortened, and meanwhile, the common-mode voltage can generate the common-mode current in a system to cause electromagnetic interference to the normal operation of the device.
The existing literature carries out relevant research on common-mode voltage suppression of a two-stage matrix converter, and one method is to avoid that an inverter stage directly uses a zero vector to participate in synthesis of an expected voltage vector to realize suppression of the common-mode voltage, such as a modulation strategy that a rectifier stage has the zero vector, the inverter stage uses two effective vectors with opposite directions to replace the zero vector, and the like, but the method directly causes that the rectifier stage needs to adopt a four-step current conversion strategy, the control is complex, the defect of increasing the switching frequency exists at the same time, the system loss is increased, and the harmonic distortion rate of input and output currents is increased; the other method is to change the distribution position of the sectors of the rectifier stage, synthesize the intermediate direct-current voltage by using two smaller line voltages to realize the common-mode voltage suppression, but the problem of limited maximum voltage transmission ratio exists, and meanwhile, because the inverter stage has a zero vector, if the inverter stage adopts a seven-segment switching sequence, the rectifier stage can realize zero-current commutation, but the actual switching times are greatly increased, and if the seven-segment switching sequence is not adopted, the rectifier stage must adopt a four-step commutation strategy. In summary, the existing modulation strategy for suppressing the common mode voltage has the disadvantages of complicated commutation of the rectifier stage, increased switching times, limited voltage transmission ratio, and the like.
Disclosure of Invention
The purpose of the invention is to realize the common-mode voltage suppression of the two-stage matrix converter in the whole area with the voltage transmission ratio of 0-0.866, achieve the suppression effect of the prior art, simultaneously, the rectifier stage can directly implement current conversion, and the quality of input and output electric energy is improved.
The technical scheme adopted by the invention is as follows:
a new topology of a two-stage matrix converter and a common-mode voltage suppression strategy thereof are disclosed, wherein the topology of the traditional two-stage matrix converter is firstly improved, and then the optimized double-space vector modulation strategy is adopted to suppress the common-mode voltage based on the new topology.
The new topology of the two-stage matrix converter is composed of a rectification stage, a direct current side and an inverter stage, wherein the rectification stage is a three-phase bridge circuit formed by combining six bidirectional switch units, each bidirectional switch is formed by connecting two unidirectional switch tubes of a common-emitter stage in series, the upper and lower direct current buses are respectively connected with one unidirectional switch tube in series, the emitter of the switch tube of the upper bus is connected with the inverter stage, the emitter of the switch tube of the lower bus is connected with the rectification stage, and the inverter stage is a three-phase bridge circuit formed by combining six unidirectional switch tubes.
The optimization of the traditional double-space vector modulation strategy is to keep the traditional current space vector modulation of the rectifier stage unchanged, then control the on and off of the direct current side switching tube, optimize the seven-section space vector modulation of the inverter stage into three-section space vector modulation, and specifically as follows:
(1) when the direct current side switch tube is switched off, the inverter level effective vector is equivalent to the inverter level zero vector when the direct current side switch is switched on, and the inverter level effective vector and the inverter level zero vector become inverter level equivalent zero vectors;
(2) in the inversion stage seven-segment space vector modulation, the zero vector state is replaced by the equivalent zero vector switching state in (1), and the effective vector selection principle in the equivalent zero vector is the minimum switching times, such as V0V1V2V7V7V2V1V0Is replaced by V1V1V2V2V2V2V1V1The inverse space vector modulation is simplified into a three-section type; when the effective vectors are combined into the desired voltage vector, the DC sideThe switch tube is conducted.
Compared with the prior art, the invention has the following effects:
(1) the common mode voltage at the load side is reduced to 0.577 times of the peak value of the input phase voltage in the whole area of the voltage transmission ratio of 0-0.866, and the suppression effect is equivalent to that of the prior art;
(2) the commutation control strategy is simple, commutation can be directly implemented on the commutation level, and the system reliability is improved;
(3) the optimized modulation strategy is simple and easy to realize, the total actual switching frequency of the system is basically unchanged compared with the traditional modulation strategy, the actual switching frequency of the inverter stage is greatly reduced, the switching loss distribution of the system is changed, the quality of input and output current is kept unchanged, and the quality of electric energy is good.
Drawings
FIG. 1: a new topology of a two-stage matrix converter;
FIG. 2: the common-mode voltage generation schematic diagram of the two-stage matrix converter;
FIG. 3: (a) distributing space vector sectors in a rectification stage; (b) distribution of inverse spatial vector sectors;
FIG. 4: rectifier stage I1Switch-off and inversion stage V of direct-current side switch tube1An equivalent circuit diagram of the system in action;
FIG. 5: the coordination control chart of a rectifier stage, a direct current side and an inverter stage switching tube;
FIG. 6: (a) vector synthesis of expected input current of a rectification stage; (b) vector synthesis of expected output voltage of an inverter stage;
Detailed Description
The invention is further described below with reference to the accompanying drawings;
according to the novel topology of the two-stage matrix converter, as shown in fig. 1, a main circuit topology is composed of a rectification stage, a direct current side and an inverter stage. Wherein, the three-phase input of the rectifier stage is represented by a, b and c, the rectifier stage is a three-phase bridge circuit formed by combining six bidirectional switch units, each bidirectional switch is formed by connecting two unidirectional switch tubes of a common-emitter stage in series, and the six bidirectional switch units are Sij(i ═ a, b, c; j ═ P, N) meansAnd connecting the input i phase with the j end of the direct current bus. The DC upper and lower buses are respectively connected in series with a unidirectional switch tube, the emitter of the switch tube of the upper bus is connected with an inverter stage, the emitter of the switch tube of the lower bus is connected with a rectifier stage, and S is used respectivelyPP＇、SNN＇It means to connect the front end P and the back end P 'of the DC upper bus and the front end N and the back end N' of the DC lower bus. The three-phase output of the inverter stage is represented by A, B, C, the inverter stage is a three-phase bridge circuit formed by combining six unidirectional switching tubes, and the six unidirectional switching tubes are SokAnd (o, A, B, C; k, P ', N') means that the output terminal o is connected with the terminal k of the direct current bus.
When a two-stage matrix converter drives a three-phase ac motor, as shown in fig. 2, the common mode voltage vngIs the voltage between the three-phase load neutral point n and the power supply ground point g. When the sum of the three-phase output currents is zero, the common-mode voltage satisfies the following formula:
in the formula vAg、vBg、vCgThree-phase output phase voltages respectively;
FIG. 3 is a space vector sector distribution of the rectification stage and the inversion stage, I in FIG. 3(a)1-I9Representing the switching state (I) of the rectifier stage6For example, a indicates that the upper arm of the a phase is conducted, b indicates that the lower arm of the b phase is conducted, and the rest of the switching tubes are not conducted), and V in fig. 3(b)0-V7Representing the switching state of the inverter stage (0 indicating the lower arm is on and 1 indicating the upper arm is on). The different switch state combinations of the rectifier stage and the inverter stage produce different common mode voltages, if the switch state of the rectifier stage is I6The inverter stage switch state is V0When, vAg＝vBg＝vCg＝vb，vng＝vbTherefore, the existence of an inverse-transformation-level zero vector under the traditional double-space vector modulation strategy, and the peak value of the common-mode voltage is equal to the peak value V of the input-phase voltageim。
The solution of the invention is that a direct current side switch tube is turned off, and an inverter stage is in effective vector equivalent inversionThe level zero vector participates in vector synthesis by utilizing the equivalent zero vector, the current at the direct current side is zero, the current is equivalent to an open circuit at the load side for the rectification level, and the rectification level can avoid directly implementing commutation by using a four-step commutation strategy; meanwhile, due to the existence of the junction capacitance of the switching tube, the switching tube SPP＇、SNN＇During the turn-off period, the voltage division function is realized, and the output is prevented from being directly connected with the input. Such as when rectifying stage effective vector I1Action, direct current side switch tube turn-off and inversion level effective vector V1In operation, the equivalent circuit diagram of the system is shown in fig. 4, where the load-side common-mode voltage is:
the other sectors are similar, and the peak value of the load side common mode voltage in the period of the effective vector action of the inverter stage when the direct current side switch tube is disconnected is 0.433VimAccording to the prior document, the peak value of the common-mode voltage at the load side during the action period of the effective vector of the inverter stage under the topology of the traditional two-stage matrix converter is 0.577VimAnd the conduction of the new-topology direct-current side switch tube of the two-stage matrix converter is equivalent to the conduction of the new-topology direct-current side switch tube of the two-stage matrix converter.
According to the common-mode voltage suppression strategy, when a direct-current side switch tube is turned off, an inverter level effective vector is equivalent to an inverter level zero vector when the direct-current side switch is turned on, and the inverter level effective vector becomes an inverter level equivalent zero vector; in the inverter-level seven-segment space vector modulation, the equivalent zero vector switching state is used for replacing the zero vector state, and the effective vector selection principle in the equivalent zero vector is formed to minimize the switching times, such as V0V1V2V7V7V2V1V0Is replaced by V1V1V2V2V2V2V1V1The inverse level space vector modulation is simplified into a three-section type; when the effective vector is synthesized into an expected voltage vector, the direct-current side switch tube is conducted; the coordination control of the rectifier stage, the dc side and the inverter stage switching tube is specifically implemented by the following steps as shown in fig. 5: (the following examples are intended to be illustrative of the present invention and are not to be construed as limitingLimitation of the invention)
(1) Obtaining sectors N of a rectification stage and an inversion stage according to a double space vector modulation algorithmc、NvAnd corresponding sector angle thetac、θvDetermining the modulation ratio m of the inverter stagevSwitching period Ts；
(2) Calculating the action time of the vector, taking the example that the input current vector of the rectifier stage is positioned in a first sector and the output voltage vector of the inverter stage is positioned in a second sector as an example, describing the common mode voltage suppression strategy in detail, expecting that the input current vector passes through two adjacent effective current vectors (I)6、I1) The resultant effective current vector action duty ratio is da、dbAs shown in FIG. 6(a), the desired output voltage vector passes through two adjacent effective voltage vectors (V)1、V2) And equivalent zero vector synthesis, wherein the effective voltage vector and the equivalent zero vector have duty ratios of dm、dn、d0As shown in fig. 6(b), the calculation formula is as shown in formula (3);
(3) the carrier being a triangular carrier utriAmplitude of [0,1 ]]With a period of Ts(ii) a And (3) comparing the vector action time calculated in the step (3) with a triangular carrier to generate a gate drive signal, and controlling the on and off of a rectifier stage, a direct current side and an inverter stage switching tube:
a rectification stage: the rectifier-stage a-phase upper bridge arm switching tube is conducted in the whole switching period, and the pulse PWM thereofaPIs always 1; when u istri<daWhen the switching tube of the b-phase lower bridge arm of the rectifier stage is switched on, the switching tube of the c-phase lower bridge arm is switched off, and pulse PWMbNIs 1, PWMcNIs 0; when u istri>daWhen the switching tube of the b-phase lower bridge arm of the rectifier stage is turned off, the switching tube of the c-phase lower bridge arm is turned on, and pulse PWMbNIs 0, PWM cN1, the pulse of the other switching tubes is constant;
direct current side: when the equivalent zero vector of the inverter stage participates in modulation, two on the direct current bus are simultaneously turned offSwitch tube SPP＇、SNN＇When the effective vector of the inverter stage participates in modulation, S is simultaneously conductedPP＇、SNN＇I.e. da(1-dm-dn)/2<utri<da(1+dm+dn) /2 or (d)a+db(1-dm-dn)/2)<utri<(da+db(1+dm+dn) At/2), SPP＇、SNN＇All are on, its pulse PWMPP＇、PWM NN＇1, the rest of the switching cycle, SPP＇、SNN＇All turn off, pulse PWM thereofPP＇、PWMNN＇Is 0;
an inverter stage: three-section space vector modulation is adopted, the upper bridge arms of the inverter stage A phase are all conducted and the upper bridge arms of the inverter stage C phase are all cut off in the whole switching period, and pulse PWM is triggeredAP' is 1, PWMCP＇Is 0; when d isa(1+dm-dn)/2<utri<(da+db(1-dm+dn) During/2), the B-phase upper bridge arm is conducted, PWM BP＇1, ABC three-phase lower bridge arm trigger pulse PWMAN＇、PWMBN＇、PWMCN＇Respectively connected with the upper bridge arm trigger pulse PWMAP＇、PWMBP＇、PWMCP＇And (4) complementation.
Claims (2)
1. A new topology of a two-stage matrix converter is characterized by comprising a rectification stage, a direct current side and an inverter stage, wherein the rectification stage is a three-phase bridge circuit formed by combining six bidirectional switch units, each bidirectional switch is formed by connecting two unidirectional switch tubes of a common emitter stage in series, the upper bus bar and the lower bus bar of a direct current are respectively connected with one unidirectional switch tube in series, a collector electrode of the switch tube of the upper bus bar is connected with the rectification stage, an emitter electrode of the switch tube of the lower bus bar is connected with the inverter stage, an emitter electrode of the switch tube of the lower bus bar is connected with the rectification stage, the collector electrode of the switch tube of the lower bus bar is connected with the inverter stage, and the inverter stage is a.
2. The common-mode voltage suppression strategy of the new topology of the two-stage matrix converter according to claim 1, characterized in that the conventional current space vector modulation of the rectifier stage is kept unchanged, then the on and off of the dc-side switching tube is controlled, and the seven-stage space vector modulation of the inverter stage is optimized to be three-stage space vector modulation, specifically as follows:
(1) when the direct current side switch tube is turned off, the inverter level effective vector is equivalent to the inverter level zero vector when the direct current side switch is turned on, and the inverter level effective vector is called as an inverter level equivalent zero vector;
(2) in the inverter-level seven-segment space vector modulation, replacing a zero vector with the equivalent zero vector in the step (1), and forming an effective vector selection principle in the equivalent zero vector as the minimum switching times, wherein the inverter-level space vector modulation is simplified into a three-segment type; when the effective vector is synthesized into the expected voltage vector, the direct current side switch tube is conducted.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910179031.0A CN109873565B (en) | 2019-03-11 | 2019-03-11 | Novel topology of two-stage matrix converter and common-mode voltage suppression strategy thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910179031.0A CN109873565B (en) | 2019-03-11 | 2019-03-11 | Novel topology of two-stage matrix converter and common-mode voltage suppression strategy thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109873565A CN109873565A (en) | 2019-06-11 |
| CN109873565B true CN109873565B (en) | 2020-09-08 |
Family
ID=66920123
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910179031.0A Active CN109873565B (en) | 2019-03-11 | 2019-03-11 | Novel topology of two-stage matrix converter and common-mode voltage suppression strategy thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109873565B (en) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110445442B (en) * | 2019-07-02 | 2020-11-13 | 华夏天信智能物联股份有限公司 | Control method of three-phase cascade three-level inverter |
| CN110401355B (en) * | 2019-07-31 | 2020-12-22 | 河北工业大学 | Indirect matrix converter modulation method for inhibiting common-mode voltage |
| CN110581653B (en) * | 2019-09-26 | 2021-06-08 | 中国矿业大学 | Common mode voltage suppression strategy under low voltage of two-stage matrix converter |
| CN112350295B (en) * | 2020-09-17 | 2023-01-17 | 许继集团有限公司 | PDM-based direct-current microgrid common-mode voltage suppression method |
| CN113114032B (en) * | 2021-04-28 | 2022-10-04 | 西安工业大学 | SVPWM common-mode voltage suppression method based on synthetic mode change |
| CN114362548B (en) * | 2021-12-20 | 2023-10-13 | 中国矿业大学 | Optimal switching sequence model predictive control algorithm for two-stage matrix converter |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101860318A (en) * | 2010-05-21 | 2010-10-13 | 中南大学 | Alternating current governing system for twin-stage matrix converter having anti-losing capability |
| CN104578725A (en) * | 2014-12-29 | 2015-04-29 | 南京航空航天大学 | Two-stage matrix converter topological structure being capable of outputting alternating voltage and direct voltage |
| CN105356764A (en) * | 2015-10-30 | 2016-02-24 | 南京航空航天大学 | Z-source two-stage matrix converter with fault-tolerant topology and control method thereof |
| CN106208735A (en) * | 2016-08-24 | 2016-12-07 | 中南大学 | The matrix converter of a kind of third-harmonic zero-sequence voltage and control method |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8874277B2 (en) * | 2009-09-15 | 2014-10-28 | Denis Kouroussis | Smart-grid adaptive power management method and system with power factor optimization and total harmonic distortion reduction |
-
2019
- 2019-03-11 CN CN201910179031.0A patent/CN109873565B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101860318A (en) * | 2010-05-21 | 2010-10-13 | 中南大学 | Alternating current governing system for twin-stage matrix converter having anti-losing capability |
| CN104578725A (en) * | 2014-12-29 | 2015-04-29 | 南京航空航天大学 | Two-stage matrix converter topological structure being capable of outputting alternating voltage and direct voltage |
| CN105356764A (en) * | 2015-10-30 | 2016-02-24 | 南京航空航天大学 | Z-source two-stage matrix converter with fault-tolerant topology and control method thereof |
| CN106208735A (en) * | 2016-08-24 | 2016-12-07 | 中南大学 | The matrix converter of a kind of third-harmonic zero-sequence voltage and control method |
Non-Patent Citations (3)
| Title |
|---|
| A Low-Cost Phase-Angle Compensation Method for the Indirect Matrix Converters Operating at the Unity Grid Power Factor;Zheng Gong等;《IEEE Transactions on Power Electronics》;20190117;第34卷(第10期);第10314 - 10326页 * |
| 双级矩阵变换器双空间矢量调制策略研究;董亚峰;《科技专论》;20140331;第261-262页 * |
| 双级矩阵式变换器的控制技术及其应用研究;马钊;《中国优秀硕士学位论文全文数据库工程科技Ⅱ辑》;20170315;第C042-798页 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN109873565A (en) | 2019-06-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109873565B (en) | Novel topology of two-stage matrix converter and common-mode voltage suppression strategy thereof | |
| CN110581653B (en) | Common mode voltage suppression strategy under low voltage of two-stage matrix converter | |
| CN107070215B (en) | Three-level boost common-ground system and control method thereof | |
| US20210296982A1 (en) | Apparatus and method for single-phase and three-phase power factor correction | |
| CN101316074A (en) | Back-to-back three-power level midpoint clamping current transformer of wind power generation system | |
| CN109639160B (en) | Novel unidirectional three-phase three-level rectifier based on soft switching technology | |
| CN107623436B (en) | PFC power supply device | |
| CN110920422B (en) | High-power electric vehicle charging device based on current source and control method | |
| WO2022134278A1 (en) | Current source input high-frequency isolation matrix converter and regulation and control method thereof | |
| CN111478573A (en) | Power factor adjusting framework suitable for single-phase and three-phase power grid and control method thereof | |
| CN102255544A (en) | DC (direct current)/AC (alternating current) inverter circuit | |
| CN108736756B (en) | Improved double-auxiliary resonant-pole three-phase soft switching inverter circuit | |
| Chen et al. | Current distortion correction in dual buck photovoltaic inverter with a novel PWM modulation and control method | |
| CN109713929B (en) | Three-phase three-switch two-level rectifier based on zero-voltage soft switch | |
| CN114400909A (en) | Voltage source type high-frequency isolation matrix converter and modulation method thereof | |
| CN108448923B (en) | Frequency conversion control method for realizing soft switch of three-phase inverter | |
| CN203151389U (en) | Control circuit of three-phase high power factor rectifier | |
| CN104796019A (en) | Z-source three-level PWM (pulse width modulation) rectifier and method for controlling same | |
| CN112152489A (en) | High-low voltage direct current dual-output integrated three-phase PWM rectifier converter and control method | |
| CN108683345B (en) | Three-phase improved double-Buck/Boost converter based on SiC diode | |
| CN104124884A (en) | Photovoltaic inverter and photovoltaic air conditioner system | |
| Lu et al. | A new three-phase inverter built by a low-frequency three-phase inverter in series with three high-frequency single-phase inverters | |
| CN111277160A (en) | Six-switch power decoupling circuit and control method thereof | |
| CN113517824B (en) | Single-phase single-stage six-switch double-output split-source boosting inverter | |
| WO2013134904A1 (en) | Single-phase inverter topology without common-mode interference |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |