CN1097934C - Loading system and method of exchange protocol processor software - Google Patents
Loading system and method of exchange protocol processor software Download PDFInfo
- Publication number
- CN1097934C CN1097934C CN 97108964 CN97108964A CN1097934C CN 1097934 C CN1097934 C CN 1097934C CN 97108964 CN97108964 CN 97108964 CN 97108964 A CN97108964 A CN 97108964A CN 1097934 C CN1097934 C CN 1097934C
- Authority
- CN
- China
- Prior art keywords
- loading
- protocol processor
- software
- protocol
- attitude
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Telephonic Communication Services (AREA)
Abstract
The present invention relates to a system and a method for loading the software of a protocol processor of an exchanger. The system comprises an exchanger background computer 105, a host computer 101 and a protocol processor 102, wherein the protocol processor 102 comprises a both-way communication buffer 201, a microprocessor 202, an electric erasable memory 203, a static memory 204 and a protocol processing interface circuit 205. A loading program is stored in the electric erasable memory, and the software of the protocol processor is downloaded to the protocol processor from the exchanger background computer. The application of the present invention can be convenient to the loading and the upgrading of the software of the protocol processor, and can also realize multiple purposes on one plate.
Description
The present invention relates to field of telecommunications, relate in particular to the loading system and the method thereof of exchange protocol processor software in the field of telecommunications.
Development along with switch technology, networks such as Signaling System Number 7 net, ISDN net, Access Network usually will superpose on the switching network, correspondingly, on original switch, need to provide the Signaling System Number 7 interface, isdn interface (30B+D), V5 interface etc., common way is to set up a protocol processor with specific protocol processing capacity on switch, as Protocol Processing Board.Prior art such as application number 93307766, publication number are 592,152, name is called the European patent of " the telecommunication system SS7 signaling interface with signal switching ability "; The United States Patent (USP) that be 983777 with application number, the patent No. is 5305315, name is called " trunk interface that is used for having the ISDN system of different signaling systems " is achieved in that all protocol processing software writes the chip of protocol processor by write device.Though these prior aries also can be handled some agreements well, the interface of specific transactions is provided, have the following disadvantages: (1) protocol processor can only be handled a kind of agreement, can not be with dealing with other agreement; (2) upgrading of protocol processing software also will write chip by special write device, and it is very inconvenient to operate.
Purpose of the present invention promptly is to overcome above-mentioned defective in the prior art, and a kind of loading system of protocol processor software is provided, and this loading system can load different protocol processor softwares, to realize the versatility of protocol processor.
Another object of the present invention, be to provide a kind of loading method of protocol processor software, can pass through switchboard background, on a general protocol processor hardware, load different protocol processing softwares, general protocol processor hardware combines with different protocol processing softwares, thereby constitutes the protocol processor that can handle a certain specific protocol.
For this reason, the invention provides a kind of loading system of exchange protocol processor software, comprise the switchboard background computer, main frame, and protocol processor, described protocol processor comprises a two-way communications buffer, a microprocessor, an electricity erasable memorizer and a static memory, with a protocol processes interface circuit, also comprise a protocol processor software memory cell of storing described protocol processor software in the described switchboard background computer, described electricity erasable memorizer also comprises first memory cell of storing loading procedure, described static memory also comprises second memory cell that is used to store the copy of described loading procedure, described microprocessor can copy described loading procedure to described second memory cell from described first memory cell, and move loading procedure copy in described second memory cell, so that described protocol processor software is loaded into the described electricity erasable memorizer from described switchboard background computer.
The present invention also provides a kind of loading method of exchange protocol processor software, the equipment of finishing this method comprises switchboard background computer, main frame and protocol processor, described protocol processor comprises: a two-way communications buffer, a microprocessor, an electricity erasable memorizer and a static memory, and protocol processes interface circuit, it is characterized in that comprising following load step: (1) copies the loading procedure in the described electricity erasable memorizer in the described static memory under described microprocessor control; (2) the loading procedure copy in the described static memory of operation is loaded into described electricity erasable memorizer with described protocol processor software from described switchboard background computer.Described load step is divided into four kinds of states: initial state, guiding attitude, loading attitude and normal state, loading procedure is exactly the process of protocol processor from initial state-guiding attitude-loading attitude-normal state.
By the loading system and the method thereof of protocol processor software provided by the present invention, can solve above-mentioned deficiency of the prior art, the backstage by switch loads the protocol software easily on protocol processor; Be convenient to production, version management and software upgrading; Dissimilar protocol processors can adopt identical protocol processor hardware, has increased versatility, to having reduced exploitation and manufacturing cost; Make things convenient for the user freely to dispose the variety of protocol processor.Below in conjunction with drawings and Examples, further specify technical scheme of the present invention.
Fig. 1 is system's composition diagram of realizing that the inventive method adopted; Fig. 2 is the hardware composition diagram of protocol processor among Fig. 1; Fig. 3～Fig. 6 is the program flow diagram that loading procedure is realized loading procedure in the inventive method; Fig. 3 is the program flow diagram from initial state to the guiding attitude; Fig. 4 is to the program flow diagram that loads attitude or normal state from the guiding attitude; Fig. 5 turns back to the program flow diagram that guides attitude from loading attitude; Fig. 6 is the process chart that loading procedure resets to initial state when needing the renewal protocol processing software from normal state.
As shown in Figure 1, the part relevant with implementing the present invention comprises main frame 101, switching network 104, Protocol Processing Board 102 and interface board 103 and Communication Control plate 106 in the switch 100.Protocol Processing Board 102 promptly is a kind of of the alleged protocol processor of the present invention.Between main frame 101 and the Protocol Processing Board 102, between main frame 101 and the interface board 103, between interface board 103 and the switching network 104, all there is link to be connected between switching network 104 and the Protocol Processing Board 102.Main frame 101 is by Communication Control plate 106 control interface board 103, makes interface board will receive the signalling time slot and is connected to through switching network 104 and carries out signaling process on the Protocol Processing Board 102.Exchanger host 101 links to each other with switchboard background 105 by communication link (for example LAN, 2B+D, LAPD, RS232, RS422 etc.).Switchboard background 105 is generally one or several personal computers, stores the daemon software that is used to control, operate, test, safeguard switch.The detailed structure of Protocol Processing Board 102 as shown in Figure 2, comprise 201, one FLASH memories 203 of 202, one two-port RAMs of a microprocessor CPU, a static memory (being SRAM) 204 and the interface circuit 205 that carries out protocol processes, they are connected with each other by bus 206.Protocol Processing Board 102 links to each other with the main frame 101 of switch by the two-port RAM 201 on it, and communicates with exchanger host.Above-mentioned two-port RAM 201 also can be other two-way communications buffer, and the FLASH memory also can be other electricity erasable memorizer.
Storing loading procedure in the FLASH memory 203 in advance, during the operation loading procedure, just can download required protocol processing software (being also referred to as " being loaded program " the present invention, down together) from switchboard background 105, be loaded in the FLASH memory by main frame 101.When the protocol processing software in the operation FLASH memory, Protocol Processing Board 102 has promptly had the function that can handle specific protocol.
The loading of Protocol Processing Board software can be divided into two kinds of situations: a kind of for loading on the preceding Protocol Processing Board without any protocol processing software, be called " new plate ", a kind of other version for existing other protocol processing software or same protocol processing software on the Protocol Processing Board before loading is called " old plate ".Slightly different to " new plate " with the loading procedure of " old plate ".To the software loading process of Protocol Processing Board, be exactly under the control of CPU 202, the process of the loading procedure that sets in advance on the operation Protocol Processing Board.Therefore, for describing whole loading procedure, the detailed process step that only needs to describe this loading procedure gets final product.For convenience of description, whole loading procedure can be divided into one of four states: initial state, guiding attitude, loading attitude and normal state.
In FLASH memory 203 and static memory 204, also respectively be provided with one " program available flag ".When the program available flag all is " very " in FLASH memory 203 and the static memory 204, illustrate that this plate has been equipped with suitable protocol processor software, can normally use, need not to load; When the program available flag in FLASH memory 203 or the static memory 204 has at least one to be " vacation ", illustrate that this plate need load or reload.
Fig. 3～Fig. 6 is the treatment step of loading procedure when " new plate " goes up the loading protocol processing software.In step 301, on FLASH memory 203, move loading procedure, loading procedure itself is copied in the static memory 204.In step 302, indicate at static memory 204 mid-" duplicating ".Loading procedure enters the guiding attitude.Loading procedure will move in static memory SRAM later on.Why loading procedure is because working procedure can not be to the FLASH memory value of writing itself in the FLASH memory at static memory 204 but not move loading procedure in FLASH memory 203.In static memory SRAM204, in the operation loading procedure process, read " duplicating " sign, then no longer carry out reproduction process, and carry out following loading procedure.
In step 401, judge the true and false of program available flag in FLASH memory 203 and the static memory 204.If all be true, show to have loaded certain protocol processing software in the FLASH memory 203, and need not to load new protocol processing software that loading procedure enters normal state, loading is finished.Otherwise,, then send load request (step 402) to main frame 101 if the program available flag in FLASH memory 203 or the static memory 204 is false.In step 403, judge whether load request obtains confirming.If load request obtains confirming that then loading procedure enters the loading attitude, prepare to accept to be loaded program.If load request does not obtain confirming, then return the guiding attitude, restart the operation of step 401～403.Owing to show that the signal that load request is identified not is the load request that makes an immediate response, so just judge whether the signal that need have load request to be identified after the execution in step 402.If just directly do not return the guiding attitude, and do not wait until after this load request is identified and just return.Therefore, step 403 is relatively independent of other step, can also can carry out before step 402 before step 401, perhaps all carries out in several position.When step 403 carrying out before the step 401 and/or before step 402, be identified if judged result is a load request, then enter the loading attitude; If load request is not identified, then continue next step operation.
Figure 5 shows that the handling process when loading attitude.In step 501, the program that will be loaded is downloaded from switchboard background, be temporarily stored in the two-port RAM 201, and in step 502, the program that will be loaded writes in the FLASH memory 203.Whenever receive bag data, promptly once load affirmation (step 503), report main frame.In step 504,, then return the loading attitude, the operation of repeating step 501～504 if judging that the program that is loaded all loads finishes; If judging that the program that is loaded all loads finishes, then execution in step 505, send to load to main frame and finish confirmation signal, and in step 506, the program available flag of putting in FLASH memory 203 and the static memory 204 is " very ", enters the guiding attitude.In abovementioned steps 401, when the determining program available flag is " very ", promptly enter normal state, loading is finished, and protocol processor has entered normal operating condition.
It more than is software loading process to " new plate ".To the software loading of " old plate ", promptly change or upgrading at the software of former Protocol Processing Board, then at first carry out flow process shown in Figure 6.Send an order that resets by main frame to Protocol Processing Board, in step 601, loading procedure receives reset command, step 602, and the program available flag of putting the FLASH memory is " vacation ", enters initial state.With aforementioned identical reason, why to be because working procedure can not be to the FLASH memory value of writing itself in the FLASH memory in static memory 203 mid-program available flag.Ensuing treatment step is identical with the treatment step of the loading of " new plate ".When whole loadings were finished and entered normal state, former protocol processing software had been replaced by new protocol processing software; Former Protocol Processing Board has also become new Protocol Processing Board.
Claims (13)
1, a kind of loading system of exchange protocol processor software, comprise switchboard background computer (105), main frame (101), and protocol processor (102), it is characterized in that: described protocol processor (102) comprises a two-way communications buffer (201) that is connected with each other by bus, a microprocessor (202), an electricity erasable memorizer (203) and a static memory (204), with a protocol processes interface circuit (205), also comprise a protocol processor software memory cell of storing described protocol processor software in the described switchboard background computer (105), described electricity erasable memorizer (203) also comprises first memory cell of storing loading procedure, described static memory also comprises second memory cell that is used to store the copy of described loading procedure, wherein, described microprocessor (202) can copy described loading procedure to described second memory cell from described first memory cell, and move loading procedure copy in described second memory cell, so that described protocol processor software is loaded into described electricity erasable memorizer (203) from described switchboard background computer (105).
2. the loading system of exchange protocol processor software as claimed in claim 1 is characterized in that: described main frame (101) can link to each other with described switchboard background computer (105) by following communication link: LAN, 2B+D, LAPD, RS232 and RS422.
3, the loading system of exchange protocol processor software as claimed in claim 1 is characterized in that: described protocol processor (102) links to each other with described main frame (101) by the two-way communications buffer (201) on it.
4, exchange protocol processor software loading system as claimed in claim 1 is characterized in that described two-way communications buffer is a two-port RAM.
5, exchange protocol processor software loading system as claimed in claim 1 is characterized in that described electricity erasable memorizer is the FLASH memory.
6, the loading system of exchange protocol processor software as claimed in claim 1, it is characterized in that: described protocol processor software can be any one in the following software: the No.7 protocol processing software, the V5.2 protocol processing software, the 30B+D protocol processing software, the PHI protocol processing software, the LAPD protocol processing software.
7, a kind of loading method of exchange protocol processor software, the equipment of finishing this method comprises switchboard background computer, main frame and protocol processor, described protocol processor comprises: a two-way communications buffer, a microprocessor, an electricity erasable memorizer and a static memory, and the protocol processes interface circuit, it is characterized in that comprising following load step:
(1) under described microprocessor control, the loading procedure in the described electricity erasable memorizer is copied in the described static memory;
(2) the loading procedure copy in the described static memory of operation is loaded into described electricity erasable memorizer with described protocol processor software from described switchboard background computer.
8, exchange protocol processor software loading method as claimed in claim 7, it is characterized in that described load step is divided into four kinds of states: initial state, guiding attitude, loading attitude and normal state, loading procedure is exactly the process of protocol processor from initial state-guiding attitude-loading attitude-normal state.
9, exchange protocol processor software loading method as claimed in claim 8 is characterized in that the operation from described initial state to described guiding attitude may further comprise the steps :-described loading procedure is copied to described static memory-in described static memory mid-" duplicating " sign-described loading procedure of operation described static memory-enter guiding attitude.
10, exchange protocol processor software loading method as claimed in claim 8, it is characterized in that from described guiding attitude to described loading attitude or normal state operation may further comprise the steps: if-judge whether program available flag described electric erasable memory or the described static memory all is very-above-mentioned judged result is a "Yes", then enters normal state; Otherwise,, then enter the loading attitude if above-mentioned judged result, then continues following steps-to described switchboard background, obtain confirming if send out a load request-above-mentioned load request for not; Described else if load request does not obtain confirming, then returns the guiding attitude.
11, the loading method of exchange protocol processor software as claimed in claim 8, it is characterized in that the operation from described loading attitude to described guiding attitude may further comprise the steps: a, two-way communications buffer b is downloaded and be temporary in to protocol processor software in the described switchboard background, the protocol processor software of described download is write described electricity erasable memorizer c, send out loading acknowledge message d to described switchboard background, judge whether all to load to finish, if above-mentioned be judged as all to load finish, then return the loading attitude, execution in step ae, send out loading to switchboard background and finish acknowledge message f, the program available flag of putting in described electricity erasable memorizer and the described static memory is " very " g, enter the guiding attitude.
12, the loading method of exchange protocol processor software as claimed in claim 8 is characterized in that the operation from normal described run mode to described initial state may further comprise the steps :-receive the reset command that main frame sends-the put program available flag the described static memory and be " vacation "-enter initial state
13, the loading method of exchange protocol processor software as claimed in claim 7, it is characterized in that: described protocol processor software can be any one in the following software: the No.7 protocol processing software, the V5.2 protocol processing software, the 30B+D protocol processing software, the PHI protocol processing software, the LAPD protocol processing software.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 97108964 CN1097934C (en) | 1997-06-28 | 1997-06-28 | Loading system and method of exchange protocol processor software |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 97108964 CN1097934C (en) | 1997-06-28 | 1997-06-28 | Loading system and method of exchange protocol processor software |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1204197A CN1204197A (en) | 1999-01-06 |
| CN1097934C true CN1097934C (en) | 2003-01-01 |
Family
ID=5170793
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 97108964 Expired - Fee Related CN1097934C (en) | 1997-06-28 | 1997-06-28 | Loading system and method of exchange protocol processor software |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1097934C (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100459596C (en) * | 2006-08-28 | 2009-02-04 | 华为技术有限公司 | Method and system for data loading |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100336372C (en) * | 2001-12-21 | 2007-09-05 | 中兴通讯股份有限公司 | Multichannel data link protocol processor and its processing method |
| CN100393141C (en) * | 2002-01-25 | 2008-06-04 | 中兴通讯股份有限公司 | Method for parallel downloading mobile communication system software |
| CN100341275C (en) * | 2004-01-20 | 2007-10-03 | 华为技术有限公司 | System for processing complicated service and extending interface on network exchanger |
| CN102970200A (en) * | 2012-11-30 | 2013-03-13 | 中国科学院自动化研究所 | Mine internet of things integrated communication system, switch and host computer |
-
1997
- 1997-06-28 CN CN 97108964 patent/CN1097934C/en not_active Expired - Fee Related
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100459596C (en) * | 2006-08-28 | 2009-02-04 | 华为技术有限公司 | Method and system for data loading |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1204197A (en) | 1999-01-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0106213B1 (en) | Decentralized information processing system and initial program loading method therefor | |
| EP0472433B1 (en) | Firmware modification system wherein older version can be retrieved | |
| CA2153770A1 (en) | Method and apparatus for data transfer and storage in a highly parallel computer network environment | |
| JPH07236000A (en) | Communication system | |
| CN1097934C (en) | Loading system and method of exchange protocol processor software | |
| JPH0348959A (en) | Selector of memory and peripheral chip | |
| WO1996002115A2 (en) | Method for warming up a spare process in a replicated real-time system, in particular in a telephone exchange | |
| GB2319369A (en) | Job taking-over system | |
| US6393533B1 (en) | Method and device for controlling access to memory | |
| CA2337677A1 (en) | Distributed memory type parallel computer and write data transfer end confirming method thereof | |
| JP3161319B2 (en) | Multiprocessor system | |
| CN115543343B (en) | Variable cross-thread operation method and device | |
| JP3434311B2 (en) | Electronic exchange | |
| JPH03194641A (en) | Application program sharing system | |
| JP3184099B2 (en) | Write cache device and write cache circuit | |
| JPS6175464A (en) | Copying control system of dual shared memory | |
| JPH07239921A (en) | Pc card | |
| JPS6349817B2 (en) | ||
| JP2941809B2 (en) | Image processing method and apparatus | |
| KR0147611B1 (en) | Processor | |
| JP3130892B2 (en) | Redundant system | |
| EP0609083A1 (en) | Information transfer in a data processing system | |
| KR19980077846A (en) | Billing data duplication method using database in exchange system | |
| JP3029445B2 (en) | Startup reception device and method | |
| JP3105097B2 (en) | Transparent communication driver |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C53 | Correction of patent for invention or patent application | ||
| CB02 | Change of applicant information |
Applicant after: Huawei Technologies Co., Ltd. Applicant before: Huawei Technology Co., Ltd., Shenzhen City |
|
| COR | Change of bibliographic data |
Free format text: CORRECT: APPLICANT; FROM: SHENZHEN HUAWEI TECHNOLOGY CO., LTD TO: HUAWEI TECHNOLOGY CO., LTD. |
|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| DD01 | Delivery of document by public notice |
Addressee: Huawei Technologies Co., Ltd. Document name: Notification to Pay the Fees |
|
| DD01 | Delivery of document by public notice |
Addressee: Guo Shizhan Document name: Notification of Termination of Patent Right |
|
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20030101 Termination date: 20130628 |