CN109766090A - A kind of programmed logic and secondary circuit unified collocation method - Google Patents
A kind of programmed logic and secondary circuit unified collocation method Download PDFInfo
- Publication number
- CN109766090A CN109766090A CN201811557149.4A CN201811557149A CN109766090A CN 109766090 A CN109766090 A CN 109766090A CN 201811557149 A CN201811557149 A CN 201811557149A CN 109766090 A CN109766090 A CN 109766090A
- Authority
- CN
- China
- Prior art keywords
- function logic
- variable
- virtual terminator
- name
- logic element
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Design And Manufacture Of Integrated Circuits (AREA)
- Stored Programmes (AREA)
Abstract
The invention discloses a kind of programmed logics and secondary circuit unified collocation method, including make several function logic elements, carry out data structure preparation;Function logic symbol node is made, symbol preparation is carried out;Several function logic elements described in function program page instance;The logic for carrying out function logic element is built;Programming in logic is carried out to each device;Carry out cross-device input-output virtual terminator connection;Eventually form configuration file.The present invention realizes program of device configuration, logical node modeling, the integration of cross-device process layer secondary circuit, visualization, seamless fusion configuration, program of device configuration file, model file and digitlization loop configuration file can be automatically formed, the efficiency for greatly improving configuration reduces the probability of configuration error.
Description
Technical field
The invention belongs to intelligent substation technical fields, and in particular to a kind of programmed logic and secondary circuit unified collocation
Method.
Background technique
The exploitation integrating process of intelligent substation in the prior art is mostly with the following method: single program of device is developed,
Configure single mounted cast ICD file;SCD file is created, ICD file is imported, select the FCDA member sent in data set and is connect
Receiving end subindex, is filled up to output interface, carries out the virtual terminator configuration of cross-device process layer.As it can be seen that preceding method is easy to out
The problems such as now program configuration and model configuration are detached from, can not run so as to cause variable mismatch and device.Cross-device mistake
The configuration process of journey layer is not visible, intuitive, and upgrade maintenance heavy workload needs manual modification model and index name.To improve
The efficiency of the practice of intelligent substation, it is necessary to which programmed logic and process layer secondary circuit unified collocation method are provided.
Summary of the invention
In view of the above-mentioned problems, the present invention proposes a kind of programmed logic and secondary circuit unified collocation method, it can not only
Realize the efficiency for promoting intelligent substation programmed logic and secondary circuit configuration, additionally it is possible to reduce Maintenance Development workload.
It realizes above-mentioned technical purpose, reaches above-mentioned technical effect, the invention is realized by the following technical scheme:
A kind of programmed logic and secondary circuit unified collocation method, comprising:
(1) several function logic elements are made, and embed several patrol in the data structure of the function logic element
Node is collected, several data attributes are defined in the data structure of each logical node;
(2) it is previously-completed the mapping configuration of the data attribute of the function logic element internal variable and logical node, and is filled out
The corresponding logical device name of logical node and dataset name are write, the production of function logic symbol node is completed;
(3) several function logic elements described in function program page instance, automatic setting control function logic element
Instance Name and logical node Instance Name;
(4) using incoming junction, the output connection, logical device of graphical configuration symbols setting function logic element
Instance Name and control block;
(5) define the virtual terminator symbol for cross-device data exchange, the virtual terminator symbol include send virtual terminator and
Receive virtual terminator;By the output variable of the function logic element of certain sending device and virtual terminator company is sent in the function program page
It connects, the function logic element input variable of certain reception device is connect with virtual terminator is received, is formed between function logic element
Data bracing wire relationship and variable configuration information;
(6) the function logic page for analyzing each device, according to the logical node configuration information in each function logic element
With graphical configuration symbols, the body matter of device ICD file is formed;Summarize cross-device output of the same name-input virtual terminator, root
According to the associated variable configuration information of virtual terminator, the output link information that mounted cast describes file is formed, the number of standard is formed
Change loop configuration file;
(7) according to data bracing wire relationship between function logic element and variable configuration information, program of device configuration text is formed
Part.
Preferably, the data attribute of the function logic element include structure name, Instance Name and several input variables,
Output variable, parameter, logical node.
Preferably, there are incoming junction and output connection on the figure of the function logic element;1 incoming junction
It is associated with 1 input variable, 1 output connection is associated with 1 output variable, if the variable has been mapped into the data of logical node
Attribute, the then corresponding IEC61850 level index name of the simultaneous display variable on figure.
Preferably, when forming the digitlization loop configuration file of standard, matching school can be carried out to input-output virtual terminator
It tests, prompts not matched input virtual terminator, form cross-device cross-index information, double-click the cross-index symbol near virtual terminator
Number, the corresponding function program page of virtual terminator can be jumped to.
It preferably, include several function logic elements in each device.
It preferably, include several logical nodes in each function logic element.
Preferably, described to summarize cross-device output of the same name-input virtual terminator and refer to summarizing and the same output variable
There is the input virtual terminator of interactive relation, and summarizes the output virtual terminator for having interactive relation with the same input variable.
Beneficial effects of the present invention:
A kind of programmed logic of the invention and secondary circuit unified collocation method realize program of device configuration, logic
Node modeling, the integration of cross-device process layer secondary circuit, visualization, seamless fusion configuration, can automatically form program of device
Configuration file, model file and digitlization loop configuration file, greatly improve the efficiency of configuration, reduce configuration error
Probability.
Detailed description of the invention
Fig. 1 is the programmed logic and secondary circuit unified collocation flow diagram of an embodiment of the present invention;
Fig. 2 is the relevant graphical configuration symbols example schematic diagram of IEC61850 of an embodiment of the present invention;
Fig. 3 is the programmed logic and secondary circuit unified collocation schematic diagram of an embodiment of the present invention.
Specific embodiment
In order to make the objectives, technical solutions, and advantages of the present invention clearer, with reference to embodiments, to the present invention
It is further elaborated.It should be appreciated that the specific embodiments described herein are merely illustrative of the present invention, it is not used to
Limit the present invention.
Application principle of the invention is explained in detail with reference to the accompanying drawing.
As shown in Figure 1, providing a kind of programmed logic and secondary circuit unified collocation method in the present invention, specifically include
Following steps:
Step (1) makes function logic element, and several logical nodes are embedded in the data structure of function logic element,
Several data attributes are defined in logical node, i.e., include several logical nodes in each function logic element;
Wherein, the data attribute of the function logic element include structure name, Instance Name and several input variables, it is defeated
Variable, parameter, logical node out.The data attribute of the logical node includes logical device name, data set name and several parameters.
There are incoming junction and output connection on the figure of the function logic element.1 incoming junction is associated with 1 input and becomes
Amount, 1 output connection is associated with 1 output variable, if the variable has been mapped into the data attribute of logical node, in figure
The corresponding IEC61850 level index name of the upper simultaneous display variable.
Step (2) is previously-completed the mapping configuration of the data attribute of the function logic element internal variable and logical node,
And fill in the corresponding logical device name of logical node and dataset name etc., complete the production of function logic symbol node;
Step (3) several function logic elements described in function program page instance, automatic setting control function logic basis
The Instance Name and logical node Instance Name of part, specifically:
Instance Name, the logical node Instance Name of automatic setting control function logic element.According to instantiated in the present apparatus
With the number of elements of structural body type, automatic allocation example name.It is identical according to identity logic implementor name in function logic element
The logical node data of lnClass, logically the prefix prefix+ base class title lnClass+ Instance Name inst of node is not weighed
Restore the Instance Name that default is then set;
Incoming junction, the output connection, logic of function logic element are arranged using graphical configuration symbols for step (4)
The connection access point name AccessPoint list of the present apparatus is arranged by tabular symbol in device instance name and control block,
By tabular symbol, the logical device list LDevice of the present apparatus is set.By customizing symbol, the category of setting report block
Property, as shown in Figure 2;
Step (5) defines the virtual terminator symbol for cross-device data exchange, and the virtual terminator symbol includes sending empty end
Son and reception virtual terminator;By the output variable of the function logic element of certain sending device and virtual terminator is sent in the function program page
The function logic element input variable of certain reception device connect with virtual terminator is received, is formed between function logic element by connection
Data bracing wire relationship and variable configuration information, it is specific as shown in Figure 3;
Step (6) analyzes the function logic page (including several function logic elements in each device) of each device,
According in each function logic element logical node configuration information and graphical configuration symbols, formed device ICD file main body
Content;Summarize cross-device output of the same name-input virtual terminator, according to the associated variable configuration information of virtual terminator, forms device mould
Type describes the output link information of file, formed standard digitlization loop configuration file (including instantiation function element list,
Input/output variable link information, definite value configuration information etc. in the present apparatus).The function logic page can be numbered, sent
Cross-index symbol is formed on the right side of virtual terminator, shows the page number of the purpose function logic page;It is handed over receiving to be formed on the left of virtual terminator
Index is pitched, shows the page number of the source function logic page, cross-index symbol is double-clicked, jumps to corresponding page.In the present invention
A kind of specific embodiment in, it is described to summarize cross-device output of the same name-input virtual terminator and refer to summarizing and the same output
Variable has the input virtual terminator of interactive relation, and summarizes the output virtual terminator for having interactive relation with the same input variable.
The above shows and describes the basic principles and main features of the present invention and the advantages of the present invention.The technology of the industry
Personnel are it should be appreciated that the present invention is not limited to the above embodiments, and the above embodiments and description only describe this
The principle of invention, without departing from the spirit and scope of the present invention, various changes and improvements may be made to the invention, these changes
Change and improvement all fall within the protetion scope of the claimed invention.The claimed scope of the invention by appended claims and its
Equivalent thereof.
Claims (7)
1. a kind of programmed logic and secondary circuit unified collocation method characterized by comprising
(1) several function logic elements are made, and embed several logic sections in the data structure of the function logic element
Point defines several data attributes in the data structure of each logical node;
(2) it is previously-completed the mapping configuration of the data attribute of the function logic element internal variable and logical node, and fills in and patrols
The corresponding logical device name of node and dataset name are collected, the production of function logic symbol node is completed;
(3) several function logic elements described in function program page instance, the example of automatic setting control function logic element
Name and logical node Instance Name;
(4) using incoming junction, the output connection, logical device example of graphical configuration symbols setting function logic element
Name and control block;
(5) the virtual terminator symbol for cross-device data exchange is defined, the virtual terminator symbol includes sending virtual terminator and reception
Virtual terminator;The output variable of the function logic element of certain sending device is connect with virtual terminator is sent in the function program page, it will
The function logic element input variable of certain reception device is connect with virtual terminator is received, and the data formed between function logic element are drawn
Line relationship and variable configuration information;
(6) the function logic page for analyzing each device, according to the logical node configuration information and figure in each function logic element
Shape configuration symbols form the body matter of device ICD file;Summarize cross-device output of the same name-input virtual terminator, according to void
The associated variable configuration information of terminal forms the output link information that mounted cast describes file, and the digitlization for forming standard is returned
Road configuration file;
(7) according to data bracing wire relationship between function logic element and variable configuration information, program of device configuration file is formed.
2. a kind of programmed logic according to claim 1 and secondary circuit unified collocation method, it is characterised in that: described
The data attribute of function logic element includes structure name, Instance Name and several input variables, output variable, parameter, logic section
Point.
3. a kind of programmed logic according to claim 2 and secondary circuit unified collocation method, it is characterised in that: described
There are incoming junction and output connection on the figure of function logic element;1 incoming junction 1 input variable of association, 1
Output connection is associated with 1 output variable, synchronous on figure if the variable has been mapped into the data attribute of logical node
Show the corresponding IEC61850 level index name of the variable.
4. a kind of programmed logic according to claim 1 and secondary circuit unified collocation method, it is characterised in that: in shape
At standard digitlization loop configuration file when, can carry out matching verification to input-output virtual terminator, prompt not matched input
Virtual terminator forms cross-device cross-index information, double-clicks the cross-index symbol near virtual terminator, can jump to virtual terminator pair
The function program page answered.
5. a kind of programmed logic according to claim 1 and secondary circuit unified collocation method, it is characterised in that: each
It include several function logic elements in device.
6. a kind of programmed logic according to claim 1 and secondary circuit unified collocation method, it is characterised in that: each
It include several logical nodes in function logic element.
7. a kind of programmed logic according to claim 1 and secondary circuit unified collocation method, it is characterised in that: described
Summarize cross-device output of the same name-input virtual terminator to refer to summarizing the input void end for having interactive relation with the same output variable
Son, and summarize the output virtual terminator for having interactive relation with the same input variable.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201811557149.4A CN109766090B (en) | 2018-12-19 | 2018-12-19 | Integrated configuration method for program logic and secondary circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201811557149.4A CN109766090B (en) | 2018-12-19 | 2018-12-19 | Integrated configuration method for program logic and secondary circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
CN109766090A true CN109766090A (en) | 2019-05-17 |
CN109766090B CN109766090B (en) | 2022-02-18 |
Family
ID=66451563
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201811557149.4A Active CN109766090B (en) | 2018-12-19 | 2018-12-19 | Integrated configuration method for program logic and secondary circuit |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN109766090B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN113065174A (en) * | 2021-03-19 | 2021-07-02 | 南京南瑞继保电气有限公司 | Method, device and system for converting logic diagram and computer storage medium |
CN113703748A (en) * | 2021-09-02 | 2021-11-26 | 北京优锘科技有限公司 | Method, device and equipment for visualizing running logic in configuration web application program |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2409252A1 (en) * | 2009-03-16 | 2012-01-25 | ST-Ericsson SA | Method and apparatus for automatically connecting component interfaces in a model description |
CN103544352A (en) * | 2013-10-30 | 2014-01-29 | 国家电网公司 | Virtual terminal connection imaging method based on security coding device (SCD) document |
CN105224331A (en) * | 2015-10-12 | 2016-01-06 | 南京南瑞继保电气有限公司 | A kind of cross-linked method of visual programming page |
CN105354053A (en) * | 2015-10-13 | 2016-02-24 | 南京南瑞继保电气有限公司 | SED file based configuration method for inter-station virtual terminator |
-
2018
- 2018-12-19 CN CN201811557149.4A patent/CN109766090B/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2409252A1 (en) * | 2009-03-16 | 2012-01-25 | ST-Ericsson SA | Method and apparatus for automatically connecting component interfaces in a model description |
CN103544352A (en) * | 2013-10-30 | 2014-01-29 | 国家电网公司 | Virtual terminal connection imaging method based on security coding device (SCD) document |
CN105224331A (en) * | 2015-10-12 | 2016-01-06 | 南京南瑞继保电气有限公司 | A kind of cross-linked method of visual programming page |
CN105354053A (en) * | 2015-10-13 | 2016-02-24 | 南京南瑞继保电气有限公司 | SED file based configuration method for inter-station virtual terminator |
Non-Patent Citations (1)
Title |
---|
文博,吴迪: ""湖北电网智能变电站SCD 文件管控系统设计"", 《湖北电力》 * |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN113065174A (en) * | 2021-03-19 | 2021-07-02 | 南京南瑞继保电气有限公司 | Method, device and system for converting logic diagram and computer storage medium |
CN113703748A (en) * | 2021-09-02 | 2021-11-26 | 北京优锘科技有限公司 | Method, device and equipment for visualizing running logic in configuration web application program |
Also Published As
Publication number | Publication date |
---|---|
CN109766090B (en) | 2022-02-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102622463B (en) | Drawing-model uniformity based method for automatic check of design drawings | |
CN106951694B (en) | Adaptive modeling method for online monitoring system of secondary equipment of power system | |
CN102801213B (en) | Integrated method and integrated device of SCD (System Configuration Document) of transformer station | |
CN106445718A (en) | Automatic checking method for SCD file virtual loop | |
CN106383939B (en) | A kind of virtual terminator automatic connection method based on SSD file | |
CN109284346A (en) | Cloud computing-based power distribution network planning method and device | |
CN102780574B (en) | The collocation method of the office data of service-oriented, device and check method, device | |
CN112132327A (en) | Multi-source data fusion-oriented intelligent planning system for power distribution network | |
CN104750825B (en) | A kind of intelligent substation SCD file fast resolving method | |
CN102843245B (en) | Configuration data exchange method and device | |
CN109240688A (en) | Interface development method, electronic device and readable storage medium storing program for executing | |
CN103353871A (en) | Interoperation picture file checking method based on CIM/G standard | |
CN106326450B (en) | A kind of exchange method for realizing that SCD file is checked out based on data integration | |
CN102609520B (en) | Method for exporting model data of substation by filtering | |
CN106598620A (en) | Code generation method and code generator | |
CN109840111A (en) | A kind of patterned transaction processing system and method | |
CN109766090A (en) | A kind of programmed logic and secondary circuit unified collocation method | |
CN110007924A (en) | The automated construction method and system of YANG model configuration interface | |
CN109492059A (en) | A kind of multi-source heterogeneous data fusion and Modifying model process management and control method | |
CN103049431A (en) | ICD (IED Capability Description) inspection method based on objectified module semantics | |
CN104933224A (en) | Quick configurator of electronic equipment for intelligent substation | |
CN115345093A (en) | SCD model-based intelligent substation secondary equipment loop information correlation mapping method | |
CN104021002B (en) | A kind of PDM system standards part storage method | |
CN113642850B (en) | Data fusion method and terminal for power distribution network planning | |
CN106951636A (en) | A kind of power communication static resource automatic identifying method based on AutoCAD |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |