A kind of domain structure of overvoltage protection chip
Technical field
The invention belongs to chip layout topology fields, and in particular to a kind of domain structure of overvoltage protection chip.
Background technique
With the development of science and technology consumer electronics is universal, overvoltage protection (OVP) chip for protect subsequent conditioning circuit from
The destruction of instantaneous pressure, the service life for extending equipment have positive effect.Therefore the invention patent is intended to take into account OVP
Under the premise of energy, reasonable distribution signal path optimizes laying out pattern, so that laying out pattern has minimum area, it is whole system
Cost and space are saved.
Summary of the invention
The purpose of the present invention is overcoming the deficiencies in the prior art, a kind of domain knot of overvoltage protection chip is provided
Structure, under the premise of taking into account OVP performance, reasonable distribution signal path optimizes laying out pattern, reduces chip cost.
To achieve the above object, domain structure provided by the invention, which is characterized in that including the first layout area, second
Layout area, third layout area, fourth edition graph region, the 5th layout area, sixth version graph region, first layout area
Respective modules (1) are located at the lower half portion of domain, and the second layout area respective modules (2) are located at the left side middle part of domain
Point, the third layout area respective modules (3) are located at the middle section of domain, the fourth edition graph region respective modules (4)
Positioned at the upper right portion of domain, the 5th layout area respective modules (5) are located at the upper middle portion of domain, and the described 6th
Layout area respective modules (6) are located at the upper left of domain.
First layout area is POWERMOS domain area, is subsequent power supply for generating output.
Second layout area is charge pump domain area, for generating the control voltage of N-type POWERMOS pipe.
The third layout area is high-low pressure conversion interface circuit domain area, is isolated using p-type trap ring while avoiding height
The inversion regime that pressure metal wire is generated in place.
The fourth edition graph region is benchmark circuit layout area, for generating other each region required voltages, electric current letter
Number.
5th layout area be it is enabled, trim circuit layout area, for generating enable signal, and place and trim electricity
Resistance.
The sixth version graph region is OVLO circuit layout area, for judging whether OVLO voltage is more than setting voltage, such as
More than powermos output is then turned off, the basic function of chip overvoltage protection is realized.
It can be seen that the domain structure of overvoltage protection chip of the invention is fully considering in module, intermodule and channel
Between interfere with each other and under the premise of Temperature Distribution influences each module, by the rational deployment of the domain structure to chip and
The rational design in each domain area, preferably realizes the circuit function of overvoltage protection chip, so that the chip power-consumption that design obtains
It is lower, internal resistance it is smaller and generate heat it is less, to be effectively saved circuit board space and cost.
Detailed description of the invention
Fig. 1 is the circuit structure block diagram of this OVP chip.
Fig. 2 is a kind of structural schematic diagram of the domain structure of overvoltage protection chip of the invention.
Fig. 3 is a kind of placement-and-routing's example of the first layout area of the domain structure of overvoltage protection chip of the invention
Figure.
Fig. 4 is a kind of placement-and-routing's example of the second layout area of the domain structure of overvoltage protection chip of the invention
Figure.
Fig. 5 is a kind of placement-and-routing's example of the third layout area of the domain structure of overvoltage protection chip of the invention
Figure.
Fig. 6 is a kind of placement-and-routing's example of the fourth edition graph region of the domain structure of overvoltage protection chip of the invention
Figure.
Fig. 7 is a kind of placement-and-routing's example of the 5th layout area of the domain structure of overvoltage protection chip of the invention
Figure.
Fig. 8 is a kind of placement-and-routing's example of the sixth version graph region of the domain structure of overvoltage protection chip of the invention
Figure.
Specific embodiment
Below with reference to attached drawing to design of the invention, the technical effect of specific structure and generation is described further, with
Adequately understand the purpose of the present invention, feature and effect.
This OVP chip structure is illustrated in fig. 1 shown below, after built-in N-type powermos switch (1) connection input power is with output
Continuous circuit power supply, ChargePump (2) module provide the control voltage higher than input power, HVtoLV (3) module for N-type switch
The power input of low pressure is provided for the conversion of chip interior each unit, BG (4) module provides bias voltage for chip interior each unit
Electric current, EN+trim (5) module provide various enable signals and trim unit, and comparator detecting is external built in OVLO (6) module
OVLO signal turns off output if being higher than threshold voltage, realizes the basic function of chip.
As illustrated in figs. 2 through 8, the domain structure of overvoltage protection chip of the present invention, including the first layout area, the second edition
Graph region, third layout area, fourth edition graph region, the 5th layout area, sixth version graph region, first layout area pair
Module (1) is answered to be located at the lower half portion of domain, the second layout area respective modules (2) are located at the left side middle part of domain
Point, the third layout area respective modules (3) are located at the middle section of domain, the fourth edition graph region respective modules (4)
Positioned at the upper right portion of domain, the 5th layout area respective modules (5) are located at the upper middle portion of domain, and the described 6th
Layout area respective modules (6) are located at the upper left of domain.
First layout area 1 is POWERMOS domain area, for generating output, is powered for subsequent conditioning circuit, this module occupies
Chip major part area, the cell layout provided technique are optimized, and make it have that area is smaller, and integrated level is high, electricity
The effects of levelling is equal.
Second layout area 2 is charge pump domain area, and the control voltage for generating N-type POWERMOS pipe (is higher than power supply
Input voltage).To avoid interfering, the contact of N-type trap inner ring is used to the module domain plus p-type is grounded the bicyclic isolation noise of trap
Measure.
Third layout area 3 is high-low pressure conversion interface circuit domain area, provides low pressure for the conversion of chip interior each unit
Power input, be isolated using p-type trap ring while the measure of the inversion regime that avoids high-pressure metal line from generating in place.
Fourth edition graph region 4 is benchmark circuit layout area, bias voltage electric current is provided for chip interior each unit, using P
Type is grounded the isolation of trap ring, and the shielding line being grounded is centered around reference signal line both sides and is arranged to avoid it by other signal interferences etc.
It applies.
5th layout area 5 is to enable, trim circuit layout area, for generating enable signal, and places and trims resistance.
Sixth version graph region 6 is OVLO circuit layout area, and built-in comparator detects external OVLO signal, for judging whether
More than setting voltage, output is turned off if being higher than setting voltage, realizes the basic function of chip overvoltage protection.To comparator pair
The Primary Components such as pipe use reasonable matching, the measures such as surrounding plus ring isolation.
By measures such as above-mentioned laying out pattern and reasonable Isolated Shields, can reduce in overvoltage protection chip of the invention
The influence of interfering with each other between module and heat distribution to modules makes to ensure that the realization of chip circuit function
It is with excellent performance.