CN109710025A - A kind of PCIE clock compatibility method, device, computer equipment and the storage medium of solid state hard disk - Google Patents
A kind of PCIE clock compatibility method, device, computer equipment and the storage medium of solid state hard disk Download PDFInfo
- Publication number
- CN109710025A CN109710025A CN201910011901.3A CN201910011901A CN109710025A CN 109710025 A CN109710025 A CN 109710025A CN 201910011901 A CN201910011901 A CN 201910011901A CN 109710025 A CN109710025 A CN 109710025A
- Authority
- CN
- China
- Prior art keywords
- hard disk
- state hard
- solid state
- pcie
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Signal Processing For Digital Recording And Reproducing (AREA)
Abstract
The invention discloses PCIE clock compatibility method, device, computer equipment and the storage mediums of a kind of solid state hard disk, wherein method includes the time-out time for configuring solid state hard disk firmware；Judge PCIE reference clock whether is detected within the scope of time-out time；If so, solid state hard disk firmware selects PCIE reference clock as the reference clock of solid state hard disk PCIE link；If it is not, then solid state hard disk firmware selects local clock as the reference clock of solid state hard disk PCIE link.The invention enables solid state hard disks can stablize acquisition reference clock, guarantee that solid state hard disk works normally, improve the compatibility of solid state hard disk, and for not providing the host of PCIE reference clock, also it can choose reference clock of the local clock as solid state hard disk PCIE link, and then reduce the Connection Time of solid state hard disk and host PC IE link to greatest extent.
Description
Technical field
The present invention relates to solid state hard disk, PCIE clock compatibility method, the device, meter of more specifically a kind of solid state hard disk
Calculate machine equipment and storage medium.
Background technique
Solid state hard disk passes through PCIE slot and computer master as PCIE (high speed serialization computer expansion bus standard) equipment
Plate connection, when solid-state hard disk controller use reference of the REFCLK+ and REFCLK- signal as PCIE link of mainboard offer
Clock, controller are synchronous with mainboard processor system using this group of signal.
As shown in Figure 1, most of mainboard can provide REFCLK signal+and REFCLK- letter all at present for PCIE slot
Number, the PCIE link of solid-state hard disk controller and mainboard all uses the differential signal, so that PCIE device and mainboard PCIE
Link can be linked easily.But the poor mainboard of some compatibility can not provide REFCLK signal+and REFCLK- signal,
It can not work normally to directly result in the PCIE module of solid-state hard disk controller.
Summary of the invention
It is an object of the invention to overcome the deficiencies of the prior art and provide a kind of PCIE clock compatible parties of solid state hard disk
Method, device, computer equipment and storage medium.
To achieve the above object, the invention adopts the following technical scheme: a kind of PCIE clock compatibility method of solid state hard disk,
It the described method comprises the following steps:
Configure the time-out time of solid state hard disk firmware；
Judge PCIE reference clock whether is detected within the scope of time-out time；
If so, solid state hard disk firmware selects PCIE reference clock as the reference clock of solid state hard disk PCIE link；
If it is not, then solid state hard disk firmware selects local clock as the reference clock of solid state hard disk PCIE link.
Its further technical solution are as follows: it is described configuration solid state hard disk firmware time-out time the step of in, setting time-out when
Between parameter obtained from EFUSE.
Its further technical solution are as follows: the REFCLK+ signal and REFCLK- that the PCIE reference clock is provided by host are believed
Number composition.
Its further technical solution are as follows: the local clock is provided by solid-state hard disk controller.
A kind of PCIE clock compatible apparatus of solid state hard disk, described device includes configuration unit, judging unit, first choice
Unit and the second selecting unit；
The configuration unit, for configuring the time-out time of solid state hard disk firmware；
The judging unit, for judging whether detect PCIE reference clock within the scope of time-out time；
The first selecting unit selects PCIE reference clock as solid state hard disk PCIE link for solid state hard disk firmware
Reference clock；
Second selecting unit selects local clock as the ginseng of solid state hard disk PCIE link for solid state hard disk firmware
Examine clock.
A kind of computer equipment, including memory, processor and be stored on the memory and can be in the processing
The computer program run on device, the processor are realized when executing the computer program such as a kind of above-mentioned solid state hard disk
The step of PCIE clock compatibility method.
A kind of storage medium, the storage medium are stored with computer program, and the computer program includes program instruction,
When described program instruction is executed by processor, so that the PCIE clock that the processor is executed such as a kind of above-mentioned solid state hard disk is simultaneous
The step of appearance method.
Compared with the prior art, the invention has the advantages that: a kind of PCIE clock compatibility method of solid state hard disk of the present invention
By to solid state hard disk firmware configuration time-out time, if in time-out time range detection to PCIE reference clock, solid state hard disk
Firmware selects PCIE reference clock as the reference clock of solid state hard disk PCIE link, on the contrary, then solid state hard disk firmware selects this
Reference clock of the ground clock as solid state hard disk PCIE link.This enables solid state hard disk to stablize acquisition reference clock, guarantees
Solid state hard disk works normally, and improves the compatibility of solid state hard disk, and for not providing the host of PCIE reference clock, can also
To select local clock as the reference clock of solid state hard disk PCIE link, and then reduce solid state hard disk and master to greatest extent
The Connection Time of machine PCIE link.
The above description is only an overview of the technical scheme of the present invention, can in order to better understand technical measure
It is implemented in accordance with the contents of the specification, and in order to make above and other objects of the present invention, feature and advantage brighter
Show understandable, special below to lift preferred embodiment, detailed description are as follows.
Detailed description of the invention
Fig. 1 is the schematic diagram of the PCIE clock scheme of the solid state hard disk firmware of the prior art；
Fig. 2 is the compatible schematic diagram of the PCIE clock of solid state hard disk firmware of the present invention；
Fig. 3 is a kind of flow chart of the PCIE clock compatibility method specific embodiment of solid state hard disk of the present invention；
Fig. 4 is a kind of structure chart of the PCIE clock compatible apparatus specific embodiment of solid state hard disk of the present invention；
Fig. 5 is a kind of schematic block diagram of computer equipment specific embodiment of the present invention.
Specific embodiment
In order to more fully understand technology contents of the invention, combined with specific embodiments below to technical solution of the present invention into
One step introduction and explanation, but not limited to this.
It should be appreciated that herein, relational terms such as first and second and the like are used merely to an entity/behaviour
Work/object is distinguished with another entity/operation/object, without necessarily requiring or implying these entity/operation/objects
Between there are any actual relationship or orders.
It is also understood that the terms "include", "comprise" or any other variant thereof is intended to cover non-exclusive inclusion,
So that the process, method, article or the system that include a series of elements not only include those elements, but also including not having
The other element being expressly recited, or further include for this process, method, article or the intrinsic element of system.Do not having
In the case where having more limitations, the element that is limited by sentence "including a ...", it is not excluded that include the element process,
There is also other identical elements in method, article or system.
As shown in Figure 2,3, the present invention provides a kind of PCIE clock compatibility method of solid state hard disk, this method includes following
Step:
S10, the time-out time for configuring solid state hard disk firmware；
S20, judge PCIE reference clock whether is detected within the scope of time-out time；
If so, when S30, then solid state hard disk firmware select reference of the PCIE reference clock as solid state hard disk PCIE link
Clock；
If it is not, S40, then solid state hard disk firmware selects local clock as the reference clock of solid state hard disk PCIE link.
Specifically, firmware code in solid state hard disk first can (insertion in the microcontroller disposable be compiled from EFUSE
Journey memory, data can only be write once, be generally used to protect critical data, and it is to read every time later that write-in is primary when factory)
Middle acquisition time-out time parameter, the timeout parameter are avoided according to host characteristics flexible configuration because waiting influences firmware long very much
Performance.Firmware is according to time-out time parameter configuration time-out time, to realize timeout mechanism.If detected within the scope of time-out time
The PCIE reference clock provided to host, then firmware preferentially selects the clock as the reference clock of solid state hard disk PCIE link,
Solid state hard disk is equivalent to the reference clock that " same-phase " is used with host at this time, wherein PCIE reference clock is provided by host
REFCLK+ signal and REFCLK- signal composition.If the PCIE reference of host offer is provided within the scope of time-out time
Clock, then firmware uses the local clock of solid-state hard disk controller as the reference clock of solid state hard disk PCIE link.Solid-state at this time
The reference clock that hard disk uses and host do not have it is any contact, the reference clock that PCIE both link ends equipment uses is asynchronous.
It should be understood that the size of the serial number of each step is not meant that the order of the execution order in above-described embodiment, each process
Execution sequence should be determined by its function and internal logic, the implementation process without coping with the embodiment of the present invention constitutes any limit
It is fixed.
Corresponding to a kind of PCIE clock compatibility method of solid state hard disk described in above-described embodiment, the present invention provides one kind
The PCIE clock of solid state hard disk is compatible.As shown in Fig. 2,5, which includes configuration unit 1, judging unit 2, first selecting unit
3 and second selecting unit 4；
Configuration unit 1, for configuring the time-out time of solid state hard disk firmware；
Judging unit 2, for judging whether detect PCIE reference clock within the scope of time-out time；
First selecting unit 3 selects PCIE reference clock as solid state hard disk PCIE link for solid state hard disk firmware
Reference clock；
Second selecting unit 4 selects local clock as the reference of solid state hard disk PCIE link for solid state hard disk firmware
Clock.
Specifically, firmware code in solid state hard disk first can (insertion in the microcontroller disposable be compiled from EFUSE
Journey memory, data can only be write once, be generally used to protect critical data, and it is to read every time later that write-in is primary when factory)
Middle acquisition time-out time parameter, the timeout parameter are avoided according to host characteristics flexible configuration because waiting influences firmware long very much
Performance.Firmware is according to time-out time parameter configuration time-out time, to realize timeout mechanism.If detected within the scope of time-out time
The PCIE reference clock provided to host, then firmware preferentially selects the clock as the reference clock of solid state hard disk PCIE link,
Solid state hard disk is equivalent to the reference clock that " same-phase " is used with host at this time, wherein PCIE reference clock is provided by host
REFCLK+ signal and REFCLK- signal composition.If the PCIE reference of host offer is provided within the scope of time-out time
Clock, then firmware uses the local clock of solid-state hard disk controller as the reference clock of solid state hard disk PCIE link.Solid-state at this time
The reference clock that hard disk uses and host do not have it is any contact, the reference clock that PCIE both link ends equipment uses is asynchronous.
As shown in figure 5, a kind of schematic block diagram of computer equipment provided by the embodiments of the present application.The computer equipment
700 can be terminal or server.The computer equipment 700 includes the processor 720 connected by system bus 710, storage
Device and network interface 750, wherein memory may include non-volatile memory medium 730 and built-in storage 740.
The non-volatile memory medium 730 can storage program area 731 and computer program 732.The computer program 732
It is performed, processor 720 may make to execute the PCIE clock compatibility method of any one solid state hard disk.
The processor 720 supports the operation of entire computer equipment 700 for providing calculating and control ability.
The built-in storage 740 provides environment for the operation of the computer program 732 in non-volatile memory medium 730, should
When computer program 732 is executed by processor 720, processor 720 may make to execute the PCIE clock of any one solid state hard disk
Compatibility method.
The network interface 750 such as sends the task dispatching of distribution for carrying out network communication.Those skilled in the art can manage
It solves, structure shown in Fig. 5, only the block diagram of part-structure relevant to application scheme, is not constituted to the application side
The restriction for the computer equipment 700 that case is applied thereon, specific computer equipment 700 may include more than as shown in the figure
Or less component, perhaps combine certain components or with different component layouts.Wherein, the processor 720 is for transporting
Row program code stored in memory, to perform the steps of
Configure the time-out time of solid state hard disk firmware；
Judge PCIE reference clock whether is detected within the scope of time-out time；
If so, solid state hard disk firmware selects PCIE reference clock as the reference clock of solid state hard disk PCIE link；
If it is not, then solid state hard disk firmware selects local clock as the reference clock of solid state hard disk PCIE link.
It should be appreciated that in the embodiment of the present application, processor 720 can be central processing unit (Central
Processing Unit, CPU), which can also be other general processors, digital signal processor (Digital
Signal Processor, DSP), specific integrated circuit (Application Specific Integrated Circuit,
ASIC), ready-made programmable gate array (Field-Programmable Gate Array, FPGA) or other programmable logic
Device, discrete gate or transistor logic, discrete hardware components etc..Wherein, general processor can be microprocessor or
Person's processor is also possible to any conventional processor etc..
It will be understood by those skilled in the art that 700 structure of computer equipment shown in Fig. 5 is not constituted and is set to computer
Standby 700 restriction may include perhaps combining certain components or different component cloth than illustrating more or fewer components
It sets.
If the integrated unit is realized in the form of SFU software functional unit and sells or use as independent product
When, it can store in a computer readable storage medium.Based on this understanding, the technical solution of the embodiment of the present invention
Substantially all or part of the part that contributes to existing technology or the technical solution can be with software product in other words
Form embody, which is stored in a storage medium, including some instructions use so that one
Computer equipment (can be personal computer, server or the network equipment etc.) or processor (processor) execute this hair
The all or part of the steps of each embodiment the method in bright.And storage medium above-mentioned include: USB flash disk, it is mobile hard disk, read-only
Memory (ROM, Read-Only Memory), random access memory (RAM, Random Access Memory), magnetic disk or
The various media that can store program code such as person's CD.
It is apparent to those skilled in the art that for convenience of description and succinctly, only with above-mentioned each function
Can unit, module division progress for example, in practical application, can according to need and by above-mentioned function distribution by different
Functional unit, module are completed, i.e., the internal structure of described device is divided into different functional unit or module, more than completing
The all or part of function of description.Each functional unit in embodiment, module can integrate in one processing unit, can also
To be that each unit physically exists alone, can also be integrated in one unit with two or more units, it is above-mentioned integrated
Unit both can take the form of hardware realization, can also realize in the form of software functional units.In addition, each function list
Member, the specific name of module are also only for convenience of distinguishing each other, the protection scope being not intended to limit this application.Above-mentioned apparatus
The specific work process of middle unit, module, can refer to corresponding processes in the foregoing method embodiment, and details are not described herein.
Those of ordinary skill in the art may be aware that list described in conjunction with the examples disclosed in the embodiments of the present disclosure
Member and algorithm steps can be realized with the combination of electronic hardware or computer software and electronic hardware.These functions are actually
It is implemented in hardware or software, the specific application and design constraint depending on technical solution.Professional technician
Each specific application can be used different methods to achieve the described function, but this realization is it is not considered that exceed
The scope of the present invention.
In embodiment provided by the present invention, it should be understood that disclosed device and method can pass through others
Mode is realized.For example, the apparatus embodiments described above are merely exemplary, for example, the division of the module or unit,
Only a kind of logical function partition, there may be another division manner in actual implementation, such as multiple units or components can be with
In conjunction with or be desirably integrated into another device, or some features can be ignored or not executed.Another point, it is shown or discussed
Mutual coupling or direct-coupling or communication connection can be through some interfaces, the INDIRECT COUPLING of device or unit or
Communication connection can be electrical property, mechanical or other forms.
The unit as illustrated by the separation member may or may not be physically separated, aobvious as unit
The component shown may or may not be physical unit, it can and it is in one place, or may be distributed over multiple
In network unit.It can select some or all of unit therein according to the actual needs to realize the mesh of this embodiment scheme
's.
It, can also be in addition, the functional units in various embodiments of the present invention may be integrated into one processing unit
It is that each unit physically exists alone, can also be integrated in one unit with two or more units.Above-mentioned integrated list
Member both can take the form of hardware realization, can also realize in the form of software functional units.
It is above-mentioned that technology contents of the invention are only further illustrated with embodiment, in order to which reader is easier to understand, but not
It represents embodiments of the present invention and is only limitted to this, any technology done according to the present invention extends or recreation, by of the invention
Protection.Protection scope of the present invention is subject to claims.
Claims (7)
1. a kind of PCIE clock compatibility method of solid state hard disk, which is characterized in that the described method comprises the following steps:
Configure the time-out time of solid state hard disk firmware；
Judge PCIE reference clock whether is detected within the scope of time-out time；
If so, solid state hard disk firmware selects PCIE reference clock as the reference clock of solid state hard disk PCIE link；
If it is not, then solid state hard disk firmware selects local clock as the reference clock of solid state hard disk PCIE link.
2. a kind of PCIE clock compatibility method of solid state hard disk according to claim 1, which is characterized in that the configuration is solid
In the step of time-out time of state hard disk firmware, the parameter for setting time-out time is obtained from EFUSE.
3. a kind of PCIE clock compatibility method of solid state hard disk according to claim 1, which is characterized in that the PCIE ginseng
It examines REFCLK+ signal that clock is provided by host and REFCLK- signal forms.
4. a kind of PCIE clock compatibility method of solid state hard disk according to claim 1, which is characterized in that when described local
Clock is provided by solid-state hard disk controller.
5. a kind of PCIE clock compatible apparatus of solid state hard disk, which is characterized in that described device includes configuration unit, judgement list
Member, first selecting unit and the second selecting unit；
The configuration unit, for configuring the time-out time of solid state hard disk firmware；
The judging unit, for judging whether detect PCIE reference clock within the scope of time-out time；
The first selecting unit selects PCIE reference clock as the ginseng of solid state hard disk PCIE link for solid state hard disk firmware
Examine clock；
Second selecting unit, when selecting reference of the local clock as solid state hard disk PCIE link for solid state hard disk firmware
Clock.
6. a kind of computer equipment, which is characterized in that including memory, processor and be stored on the memory and can be
The computer program run on the processor, the processor realize such as Claims 1 to 4 when executing the computer program
Any one of described in a kind of solid state hard disk PCIE clock compatibility method the step of.
7. a kind of storage medium, which is characterized in that the storage medium is stored with computer program, and the computer program includes
Program instruction, when described program instruction is executed by processor, so that the processor executes such as Claims 1 to 4 any one
A kind of the step of PCIE clock compatibility method of solid state hard disk.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910011901.3A CN109710025A (en) | 2019-01-07 | 2019-01-07 | A kind of PCIE clock compatibility method, device, computer equipment and the storage medium of solid state hard disk |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910011901.3A CN109710025A (en) | 2019-01-07 | 2019-01-07 | A kind of PCIE clock compatibility method, device, computer equipment and the storage medium of solid state hard disk |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN109710025A true CN109710025A (en) | 2019-05-03 |
Family
ID=66260865
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910011901.3A Pending CN109710025A (en) | 2019-01-07 | 2019-01-07 | A kind of PCIE clock compatibility method, device, computer equipment and the storage medium of solid state hard disk |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109710025A (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112291027A (en) * | 2020-10-27 | 2021-01-29 | 杭州迪普科技股份有限公司 | Clock selection method, device, equipment and computer readable storage medium |
| CN112433973A (en) * | 2020-11-12 | 2021-03-02 | 苏州浪潮智能科技有限公司 | Link negotiation method, device, equipment and storage medium for JBOF (Java virtual machine) of solid state disk cluster |
| CN113759766A (en) * | 2021-07-29 | 2021-12-07 | 苏州浪潮智能科技有限公司 | Intelligent network card capable of being independently powered on and started and intelligent network card powered on starting method |
| CN114741347A (en) * | 2022-04-29 | 2022-07-12 | 阿里巴巴（中国）有限公司 | PCIe card control method and device and PCIe card |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101004623A (en) * | 2006-01-16 | 2007-07-25 | 环隆电气股份有限公司 | Mainboard with multi purpose expansion slots |
| CN201185011Y (en) * | 2008-04-14 | 2009-01-21 | 上海华平信息技术股份有限公司 | PCIE 2X interface formed by refitting PCIE 1X interface |
| US20120260015A1 (en) * | 2011-04-07 | 2012-10-11 | Raphael Gay | Pci express port bifurcation systems and methods |
| CN106815164A (en) * | 2015-11-30 | 2017-06-09 | 广达电脑股份有限公司 | Automatic clock configuration system and method |
| CN107153623A (en) * | 2016-03-04 | 2017-09-12 | 爱思开海力士有限公司 | Data handling system and its operating method |
| CN107341124A (en) * | 2016-05-02 | 2017-11-10 | 三星电子株式会社 | For supporting SRIS PCIe devices |
| CN108062055A (en) * | 2017-12-29 | 2018-05-22 | 陕西海泰电子有限责任公司 | A kind of PXIe controllers remote control system and method based on optical fiber |
-
2019
- 2019-01-07 CN CN201910011901.3A patent/CN109710025A/en active Pending
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101004623A (en) * | 2006-01-16 | 2007-07-25 | 环隆电气股份有限公司 | Mainboard with multi purpose expansion slots |
| CN201185011Y (en) * | 2008-04-14 | 2009-01-21 | 上海华平信息技术股份有限公司 | PCIE 2X interface formed by refitting PCIE 1X interface |
| US20120260015A1 (en) * | 2011-04-07 | 2012-10-11 | Raphael Gay | Pci express port bifurcation systems and methods |
| CN106815164A (en) * | 2015-11-30 | 2017-06-09 | 广达电脑股份有限公司 | Automatic clock configuration system and method |
| CN107153623A (en) * | 2016-03-04 | 2017-09-12 | 爱思开海力士有限公司 | Data handling system and its operating method |
| CN107341124A (en) * | 2016-05-02 | 2017-11-10 | 三星电子株式会社 | For supporting SRIS PCIe devices |
| CN108062055A (en) * | 2017-12-29 | 2018-05-22 | 陕西海泰电子有限责任公司 | A kind of PXIe controllers remote control system and method based on optical fiber |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112291027A (en) * | 2020-10-27 | 2021-01-29 | 杭州迪普科技股份有限公司 | Clock selection method, device, equipment and computer readable storage medium |
| CN112433973A (en) * | 2020-11-12 | 2021-03-02 | 苏州浪潮智能科技有限公司 | Link negotiation method, device, equipment and storage medium for JBOF (Java virtual machine) of solid state disk cluster |
| CN112433973B (en) * | 2020-11-12 | 2022-12-09 | 苏州浪潮智能科技有限公司 | Link negotiation method, device, equipment and storage medium for JBOF (Java virtual machine) of solid state disk cluster |
| CN113759766A (en) * | 2021-07-29 | 2021-12-07 | 苏州浪潮智能科技有限公司 | Intelligent network card capable of being independently powered on and started and intelligent network card powered on starting method |
| CN114741347A (en) * | 2022-04-29 | 2022-07-12 | 阿里巴巴（中国）有限公司 | PCIe card control method and device and PCIe card |
| CN114741347B (en) * | 2022-04-29 | 2024-02-09 | 阿里巴巴（中国）有限公司 | PCIe card control method and device and PCIe card |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109710025A (en) | A kind of PCIE clock compatibility method, device, computer equipment and the storage medium of solid state hard disk | |
| CN109582228A (en) | The hardware-accelerated method and device for reading to retry automatically based on nand flash memory controller | |
| CN110209357A (en) | Improve method, apparatus, computer equipment and the storage medium of the big file write performance of SSD | |
| CN103930878A (en) | Method, apparatus and system for memory validation | |
| CN110109716A (en) | Guarantee that SSD firmware stablizes method, apparatus, computer equipment and the storage medium of load | |
| CN109901890A (en) | A kind of method, apparatus, computer equipment and the storage medium of controller loading multi-core firmware | |
| CN109783283A (en) | A kind of processing method, device and the terminal device of hardware detection information | |
| CN111949457A (en) | Server fault chip detection method and device | |
| CN110008172A (en) | A kind of system on chip | |
| CN111984557A (en) | Data processing method, device and system | |
| CN109634664A (en) | A kind of method and device of CPU to hardware circuit transmitting order to lower levels descriptor | |
| CN112000535A (en) | SAS Expander card-based hard disk abnormity identification method and processing method | |
| CN106598379A (en) | Method and device for managing application program | |
| CN103412838B (en) | A kind of expanding system, communication means, address configuration method, equipment and device | |
| CN101699415A (en) | Core logic circuit, computer system and method for initializing peripheral equipment | |
| CN103257905A (en) | Embedded computer system stored data checking circuit and method | |
| CN114691573A (en) | Hardware identification circuit, method and related equipment | |
| CN110334034A (en) | Method, apparatus, computer equipment and the storage medium of mapping table dynamically load | |
| CN109739565A (en) | A kind of method, apparatus, computer equipment and storage medium for guaranteeing Bootrom and operating normally | |
| CN109634826A (en) | Controller limits method for analyzing performance, device, computer equipment and storage medium | |
| CN109710187A (en) | Read command accelerated method, device, computer equipment and the storage medium of NVMe SSD main control chip | |
| US20130054218A1 (en) | Method and Software Tool for Automatically Testing a Circuit Design | |
| CN211604095U (en) | SATA raid card | |
| CN110010167A (en) | It is a kind of to improve method, apparatus, computer equipment and the storage medium for obtaining descriptor state | |
| CN107168923A (en) | A kind of device and method for configuring multiple FPGA |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20190503 |
|
| RJ01 | Rejection of invention patent application after publication |