CN109686328A - Driving device and its display device - Google Patents
Driving device and its display device Download PDFInfo
- Publication number
- CN109686328A CN109686328A CN201811573633.6A CN201811573633A CN109686328A CN 109686328 A CN109686328 A CN 109686328A CN 201811573633 A CN201811573633 A CN 201811573633A CN 109686328 A CN109686328 A CN 109686328A
- Authority
- CN
- China
- Prior art keywords
- signal
- gate drive
- grid
- cycle
- drive signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3674—Details of drivers for scan electrodes
- G09G3/3677—Details of drivers for scan electrodes suitable for active matrices only
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0233—Improving the luminance or brightness uniformity across the screen
Abstract
A kind of driving device of the application and its display device.Driving device includes: drive element of the grid, provides gate drive signal, and the signal period of the gate drive signal includes high potential period and low potential period；Wave generating unit provides cycle signal, and the time span of the gate drive signal single cycle is n times of the time span of the cycle signal single cycle, and wherein n is positive integer；Waveform combining unit, wave generating unit described in electric property coupling, the drive element of the grid and a plurality of grid line, the cycle signal is bound to the gate drive signal to generate binding signal, and the binding signal is sequentially inputted a plurality of grid line by the waveform combining unit；Wherein, the waveform combining unit is that the low potential waveform of the cycle signal is bound to the high potential signal of the gate drive signal during the high potential period.
Description
Technical field
This application involves a kind of field of display technology, in particular to a kind of driving device and its display device.
Background technique
TFT-LCD (Thin Film Transistor-Liquid Crystal Display, active switch-liquid crystal display
Device) panel when normally showing, needs grid grade driver circuit (Gate Driver) to combine grid line (Gate line), source drive
Route (Source) combined data line (Data line), common electrode (color film common electrode, CF to colored filter substrate
Com, ColorFilter Com) and storage electrode.Wherein pixel (pixel) electrode signal passes through active switch by data line
(TFT) it is supplied after opening.Storage electrode signal is supplied by the array common lines (AACom, Active Area) of effective display area periphery
It gives, to form storage capacitance (Cst) between pixel electrode.Color film common electrode signal outside the array of array substrate by being routed
The common voltage route of (Wire On Array, WOA) supplies colored filter substrate, color film common electrode and pixel electrode it
Between formed liquid crystal capacitance (Clc).In order to save cost, often by circuit productions such as drive element of the grid, grid line and data lines
On same substrate, recycles and be routed outside array by the substrate and the flip chip (Chip for being used for transmission gate drive signal
On Film, COF) connection.Or drive element of the grid is produced in array substrate, to replace by the drive of outer connection IC production
Dynamic chip, such application for being referred to as grid array driving (Gate On Array, GOA) technology can be directly made in around panel,
Production process is reduced, product cost is reduced and is thinned panel more.In grid array actuation techniques, by the grid collection of script
Boosting integrated circuit (level shifter IC) and shift register (shift are split at circuit (Gate IC)
Register) two parts, boosting integrated circuit are made in driving plate, and shift register has been made on panel, is not just needed in this way
Grid integrated circuits, therefore can further compress frame length.
It is fixed value in the high potential Vgh design of gate drive signal.However, the electron channel of active switch is formed at
Interface below semiconductor, and source/drain is at the top interface of semiconductor layer.Therefore, the electron channel of active switch will connect
It is connected to source/drain, it is necessary to pass through layer semiconductor thickness, resistance caused by this layer semiconductor thickness can make active switch charging energy
Power is greatly reduced.Therefore must between grid and source/drain intentionally formed it is Chong Die, enhance the conductive capability of electron channel,
But it will lead to generate capacitor between grid and source/drain in this way.And active switch pixel electrode itself and scan line, data
Line can all generate parasitic capacitance.One electrode of these capacitors can connect together, another electrode connects different voltage sources,
Under conditions of charge conservation, if the voltage source that one of capacitor C is connected has changed variation Δ V, because of capacitive coupling
Effect, then the voltage variety on the electrode being connected beSo cause pixel unit charging situation inconsistent,
So that panel luminance difference is clearly, panel image quality is reduced.If the method compensated with common electrode corrects Vcom value, thus
It needs to compensate gray scale voltage each on panel, production process can be made to become more sophisticated in this way and be not easy to realize.
Summary of the invention
The purpose of the application is, provides a kind of driving device and its display device, by adjusting the waveform of grid signal,
Improve the situation of capacitance coupling effect.
The application proposes that a kind of driving device, the driving device include: drive element of the grid, provides gate driving letter
Number, the signal period of the gate drive signal includes high potential period and low potential period；Wave generating unit provides circulation
Signal, the time span of the gate drive signal single cycle are n times of the time span of the cycle signal single cycle,
Wherein n is positive integer；Waveform combining unit, wave generating unit, the drive element of the grid described in electric property coupling and a plurality of grid
The cycle signal is bound to the gate drive signal to generate binding signal by polar curve, the waveform combining unit, and will
The binding signal sequentially inputs a plurality of grid line；Wherein, the waveform combining unit is in phase high potential period
Between, the low potential waveform of the cycle signal is bound to the high potential signal of the gate drive signal.
The application solves its technical problem also following technical measures can be used to further realize.
In the embodiment of the application, the equivalent circulation letter of the time span of the high potential of the gate drive signal
Number single cycle time span, the waveform combining unit is that the low potential of the cycle signal is bound to the grid
The high potential signal of the part of driving signal.
In the embodiment of the application, the waveform combining unit is to combine the low potential waveform of the cycle signal
To the first half of the high potential signal of the part of the gate drive signal.
In the embodiment of the application, the waveform combining unit is to combine the low potential waveform of the cycle signal
Extremely the high potential signal of the part of the gate drive signal is latter half of.
In the embodiment of the application, the cycle signal is sine wave, square wave, pulse wave, triangular wave, sawtooth wave or rank
Terraced wave.
In the embodiment of the application, the wave generating unit enters the high potential period in the gate drive signal
When, start to provide the cycle signal.
In the embodiment of the application, the cycle signal is sine wave, and the waveform combining unit 420 can be described
When 1/2 period of high potential period, by the sine waveThe part the π+2k of π+2k π to 2 π be bound to it is described
Gate drive signal, wherein A is the input current potential of the cycle signal.
In the embodiment of the application, further include wave generating unit described in enabled driving unit electric property coupling with it is described
Drive element of the grid, the enabled driving unit provide enable signal to the gate driving list within each scan period
Member manages the time that the drive element of the grid inputs the gate drive signal, wherein the input current potential of the cycle signal
Less than the low potential of the gate drive signal, the wave generating unit provides the sine waveWhen to 2 part π+2k π, the enable signal is provided.
In the embodiment of the application, in the different scan period, the enabled driving unit is provided described enabled
It is a length of different when signal, while when the drive element of the grid being made to input the gate drive signal time and the enable signal
It is a length of different.
In the embodiment of the application, the wave generating unit is by the cycle time length of the cycle signal with institute
The time span for stating the high potential of gate drive signal is adjusted.
In the embodiment of the application, in the first scan period, the enabled driving unit provides the institute of the first duration
Enable signal is stated to the drive element of the grid；In the second scan period, the enabled driving unit provides the institute of the second duration
Enable signal is stated to the drive element of the grid；Wherein, first duration is greater than second duration.
In the embodiment of the application, in first scan period, the drive element of the grid inputs the grid
Driving signal is in first grid line；In second scan period, the drive element of the grid inputs the gate driving letter
Number in Article 2 grid line；Wherein, the cable run distance between first article of grid line and source drive unit is less than described the
Cable run distance between two grid lines and the source drive unit.
In the embodiment of the application, a plurality of grid line divides into first group of line and second group of line, described enabled
Driving unit provides the enable signal of the first duration, manages the gate drive signal and is input in first group of line and appoints
The input time of one grid line；The enabled driving unit provides the enable signal of the second duration, manages the grid
Driving signal is input to the input time of any bar grid line in second group of line；Wherein, first duration is greater than described
Second duration.
In the embodiment of the application, the cable run distance between first group of line and source drive unit is less than described
Cable run distance between second group of line and the source drive unit.
In the embodiment of the application, the enabled driving unit includes cycle count unit and signal generation unit,
The signal generation unit provides the duration of the enable signal, the scan period number that the cycle count unit provides.
In the embodiment of the application, source drive unit is further included, is connected with each data line, each data
Line and each grid line intersection point are provided with multiple pixel capacitances, and the different grid line connects filling for the multiple pixel capacitance
The electric time is different.
In the embodiment of the application, the grid line of the cable run distance closer to the source drive unit, connection
The charging time of the multiple pixel capacitance is shorter.
The application proposes that a kind of driving device, the driving device include: drive element of the grid, provides gate driving letter
Number, the signal period of the gate drive signal includes high potential period and low potential period；Wave generating unit provides circulation
Signal, the time span of the single cycle of the gate drive signal are the time span of the single cycle of the cycle signal
2 times；And waveform combining unit, wave generating unit, the drive element of the grid described in electric property coupling and a plurality of grid line,
The cycle signal is bound to the gate drive signal to generate binding signal by the waveform combining unit, and by the knot
It closes signal and sequentially inputs a plurality of grid line；Wherein, the wave generating unit is to enter height in the gate drive signal
When the current potential period, start to provide the cycle signal, the waveform combining unit be during the high potential period, will be described
The low potential waveform of cycle signal is bound to the latter half of of the high potential signal of the part of the gate drive signal.
The further object of the application is a kind of display device comprising: display panel；And including above-mentioned any real
Apply the driving device of the technical characteristic of example.
The application can not substantially change the premise of existing production procedure, by adjusting gate drive signal, improve capacitor
Variation Δ V caused by coupling effect, so compared with variation Δ V can be reduced under conditions of charge conservation, it is ensured that give picture
To the voltage of the grayscale shown, the grayscale for avoiding pixel from finally showing deviates is expected plain electrode charge, can also improve display panel
The equal Qi Du of display.
Detailed description of the invention
Fig. 1 a is the structural schematic diagram of exemplary driving device.
Fig. 1 b is exemplary pixel unit equivalent circuit partial schematic diagram.
Fig. 1 c is the pixel unit configuration schematic diagram of exemplary array substrate.
Fig. 1 d is the A1 sectional view of Fig. 1 c.
Fig. 1 e is the A2 sectional view of Fig. 1 c.
Fig. 2 a is display according to the present processes, and the framework that an embodiment is applied to display panel drive device is illustrated
Figure.
Fig. 2 b is display according to the present processes, and an embodiment is applied to the drive waveforms schematic diagram of driving device.
Fig. 3 a is display according to the present processes, and the framework that an embodiment is applied to display panel drive device is illustrated
Figure.
Fig. 3 b is display according to the present processes, and an embodiment is applied to the drive waveforms schematic diagram of driving device.
Fig. 3 c is display according to the present processes, and an embodiment is applied to the drive waveforms schematic diagram of driving device.
Fig. 4 is display according to the present processes, and an embodiment is applied to the configuration diagram of display panel drive device.
Fig. 5 is display according to the present processes, and an embodiment is applied to the configuration diagram of display device.
Specific embodiment
The explanation of following embodiment is to can be used to the particular implementation of implementation to illustrate the application with reference to additional schema
Example.The direction term that the application is previously mentioned, such as "upper", "lower", "front", "rear", "left", "right", "inner", "outside", " side "
Deng being only the direction with reference to annexed drawings.Therefore, the direction term used be to illustrate and understand the application, rather than to
Limit the application.
Attached drawing and explanation are considered inherently illustrative, rather than restrictive.The similar list of structure in the figure
Member is to be given the same reference numerals.In addition, in order to understand and be convenient for description, the size and thickness of each component shown in the accompanying drawings are
It is arbitrarily shown, but the application is without being limited thereto.
In the accompanying drawings, for clarity, the thickness in layer, film, panel, region etc. is exaggerated.In the accompanying drawings, in order to understand
With convenient for description, the thickness of some layer and region is exaggerated.It will be appreciated that ought such as layer, film, region or substrate component quilt
Referred to as " " another component "upper" when, the component can be directly on another component, or there may also be middle groups
Part.
In addition, in the description, unless explicitly described as opposite, otherwise word " comprising " will be understood as meaning to wrap
The component is included, but is not excluded for any other component.In addition, in the description, " above " means to be located at target group
Part either above or below, and be not intended to must be positioned on the top based on gravity direction.
Further to illustrate that the application is the technical means and efficacy reaching predetermined goal of the invention and being taken, below in conjunction with
Attached drawing and preferred embodiment, to a kind of driving device and its display device proposed according to the application, specific embodiment, knot
Structure, feature and its effect, detailed description is as follows.
The application's may include first substrate and the second substrate, and first substrate and the second substrate may be, for example, that active array is opened
Close (Thin Film Transistor, TFT) substrate, chromatic filter layer (Color Filter, CF) substrate.It is so without being limited thereto,
In some embodiments, the active array switch and chromatic filter layer of the application can be also formed on same substrate.
Fig. 1 a is the configuration diagram of exemplary display device.Please refer to Fig. 1 a, a kind of display device 200, comprising: control
Making sheet 100, the control panel 100 include tfi module (Timing Controller, TCON) 101；Printed circuit board 103, with
It is connected between the control panel 100 by flexible flat cable (Flexible Flat Cable, FFC) 102；Source drive
Unit 104 and drive element of the grid 105 are configured at wiring region 109, respectively with the source electrode line 104a and grid line in viewing area 106
105a connection.In some embodiments, it is thin include but to be not limited to flip for drive element of the grid 105 and source drive unit 104
Film (Chip On Film, COF) form.In some embodiments, drive element of the grid 105 includes but is not limited to that grid array drives
Dynamic (Gate On Array, GOA) form.
The driving method of display device 200 include: system board provide color (such as: R/G/B) compressed signal, control letter
Number and power delivery to control panel 100.Tfi module 101 on control panel 100 and after handling these signals, together with by driving electricity
The power supply of road processing is transmitted to printed circuit by flexible flat cable (Flexible Flat Cable, FFC) 102 together
The drive element of the grid 105 and source drive unit 104 of plate 103, drive element of the grid 105 and source drive unit 104 must
The data and power delivery for the property wanted are in viewing area 106, so that display device 200 obtains the power supply that picture demand is presented, letter
Number.
The opening of panel is that each data line is opened in such a way that by-line scans (Line By Line).Specific implementation
Mode is that drive element of the grid 105 receives the clock signal (row signal) of tfi module offer, every rising by a clock
Edge just produces a digital signal.And the corresponding output of each digital signal.By digital-to-analogue conversion, low and high level is turned
Be changed to active switch needs high-low voltage to form gate drive signal, open panel line by line, then by pixel electrode into
Row charging.
Fig. 1 b is exemplary pixel unit equivalent circuit partial schematic diagram.Fig. 1 c is the pixel of exemplary array substrate
Unit configuration schematic diagram, Fig. 1 d are the A1 sectional view of Fig. 1 c, and Fig. 1 e is the A2 sectional view of Fig. 1 c.Please cooperate Fig. 1 a to Fig. 1 e simultaneously
In favor of understanding.Array substrate 300 includes substrate 310, thereon includes active switch T, grid line 105a, source electrode line 104a and picture
At the intersection of plain electrode P, active switch T electric property coupling institute grid line 105a and the source electrode line 104a, the pixel electrode P electricity
Property the coupling active switch T and share wires (Com) C.The grid line 105a self-reference substrate 310 rises including grid layer 320, absolutely
Edge layer 330 and protective layer 350.The source electrode line 104a self-reference substrate 310 rises including insulating layer 330, active layer 340 and protective layer
350。
It is fixed value, such as 33V in the high potential Vgh design of gate drive signal.However, the electronics ditch of active switch T
Road is formed at below semiconductor, and active layer (source/drain) 340 is but at the top interface of semiconductor.Therefore, the electricity of active switch
Sub-channel will be connected to active layer (source/drain) 340, it is necessary to which, by the flood thickness of semiconductor, the flood of this semiconductor is thick
Resistance caused by degree can be such that active switch charging ability is greatly reduced.It therefore must be in grid layer 320 and active layer (source/drain)
Overlapping is intentionally formed between 340, is enhanced the conductive capability of electron channel, but be will lead to grid layer 320 and active layer in this way
Capacitor is generated between (source/drain) 340.And active switch T pixel electrode itself and scan line, data line can all generate parasitism
Capacitor.One electrode of these capacitors can connect together, another electrode connects different voltage sources, in the condition of charge conservation
Under, if the voltage source that one of capacitor C is connected has changed variation Δ V, because of capacitance coupling effect, then it is being connected
Electrode on voltage variety beSo cause pixel unit charging situation inconsistent, so that panel luminance difference
Clearly, panel image quality reduces.If the method compensated with common electrode corrects Vcom value, thus need to each on panel
Gray scale voltage compensates, and production process can be made to become more sophisticated in this way and be not easy to realize.
Fig. 2 a is display according to the present processes, and an embodiment is applied to the framework signal of the driving device of display panel
Figure.Fig. 2 b is display according to the present processes, and an embodiment is applied to the drive waveforms schematic diagram of driving device.In the application
In one embodiment, a kind of driving device, comprising: drive element of the grid 105 provides gate drive signal, the gate driving letter
Number signal period include high potential period and low potential period；Wave generating unit 410 provides cycle signal, the grid
The time span of driving signal single cycle is n times of the time span of the cycle signal single cycle, and wherein n is positive whole
Number；Waveform combining unit 420, wave generating unit 410, the drive element of the grid 105 and array substrate described in electric property coupling
The cycle signal is bound to the gate drive signal to produce by 300 a plurality of grid line, the waveform combining unit 420
Raw binding signal, and the binding signal is sequentially inputted into a plurality of grid line；Wherein, the waveform combining unit 420 is
During the high potential period, the low potential waveform of the cycle signal is bound to the high potential of the gate drive signal
Signal.
In some embodiments, the wave generating unit 410 and the waveform combining unit 420 can integrated design,
And electric property coupling is between the drive element of the grid 105 and a plurality of grid line.
As shown in Figure 2 b, in some embodiments, the time span of the high potential of the gate drive signal is equivalent described
The time span of the single cycle of cycle signal, the waveform combining unit 420 are to combine the low potential of the cycle signal
To the high potential signal of the part of the gate drive signal.
In some embodiments, the waveform combining unit 420 is to be bound to the low potential waveform of the cycle signal
The first half of the high potential signal of the part of the gate drive signal.
In some embodiments, the waveform combining unit 420 is to be bound to the low potential waveform of the cycle signal
The gate drive signal part high potential signal it is latter half of.
In some embodiments, the cycle signal be sine wave, square wave, pulse wave, triangular wave, sawtooth wave, peaked wave or
Staircase waveform.
As shown in Figure 2 b, in some embodiments, the cycle signal is sine wave, 420 meeting of waveform combining unit
At 1/2 period of the high potential period, by the sine waveThe part the π+2k of π+2k π to 2 π combine
To the gate drive signal, wherein A is the input current potential of the cycle signal.
Fig. 3 a is display according to the present processes, and an embodiment is applied to the framework signal of the driving device of display panel
Figure.Fig. 3 b is display according to the present processes, and an embodiment is applied to the drive waveforms schematic diagram of driving device.In some realities
It applies in example, further includes wave generating unit 410 and the drive element of the grid 105 described in enabled 430 electric property coupling of driving unit,
The enabled driving unit provides enable signal to the drive element of the grid 105, described in control within each scan period
Drive element of the grid 105 inputs the time of the gate drive signal.
As shown in Figure 3b, in some embodiments, the input current potential of the cycle signal is less than the gate drive signal
Low potential, the wave generating unit 410 provides the sine waveTo 2 parts π+2k π
When, the enabled driving unit 430 provides the enable signal.
In some embodiments, when the opportunity that the wave generating unit 410 generates the cycle signal is controlled by described
Sequence module 101 or the enabled driving unit 430.
In some embodiments, when the opportunity that the waveform combining unit 410 generates the binding signal is controlled by described
Sequence module 101 or the enabled driving unit 430.
Fig. 3 c is display according to the present processes, and an embodiment is applied to the drive waveforms schematic diagram of driving device.?
In some embodiments, in the different scan period, the enabled driving unit 430 provide the enable signal (OE) when it is a length of
It is different, at the same make the drive element of the grid 105430 input the gate drive signal time and the enable signal when
It is a length of different.
In some embodiments, the cable run distance between first grid line 421 and source drive unit 104 is less than second
Cable run distance between grid line 422 and source drive unit 104, i.e. first grid line 421 is to compare Article 2 on the whole
Grid line 422 is more relatively close to source drive unit 104.If Fig. 3 c is painted, in the first scan period (T1), the enabled driving
Unit 430 provides the enable signal (OE) of the first duration (H1) to the drive element of the grid 105.In the enable signal
(OE) after declining, the drive element of the grid 105 inputs the gate drive signal (Gate1) in first grid line 421.?
Second scan period (T2), the enabled driving unit 430 provide the enable signal (OE) of the second duration (H2) to described
Drive element of the grid 105.After the enable signal (OE) decline, the drive element of the grid 105 inputs the gate driving
Signal (Gate2) is in Article 2 grid line 422.Wherein, first duration (H1) is greater than second duration (H2).In this way,
The scan period of identical duration, the grid line drive signal (Gate1) are input to the time point of first grid line 421, can compare
Grid line drive signal (Gate2) is input to the time point of Article 2 grid line 422 relatively late；Grid line drive signal (Gate1)
Duration also can be less than grid line drive signal (Gate2) duration.
In some embodiments, the wave generating unit 410 is by the cycle time length of the cycle signal with described
The time span of the high potential of gate drive signal is adjusted.
Fig. 4 is display according to the present processes, and an embodiment is applied to the framework signal of the driving device of display panel
Figure.The drive element of the grid 105 includes multiple grid integrated circuits (Gate IC) 440, and each grid integrated circuits 440 connect
It is connected to one group of grid line.Herein temporarily by taking two grid integrated circuits 440 as an example, each distinctly connection first of grid integrated circuits 440
Group line 421n and second group of line 422n.
In some embodiments, drive element of the grid 105 is connected first group of line 421n and source drive unit 104 it
Between cable run distance less than the cable run distance between second group of line 422n and source drive unit 104, i.e. first group of line 421n is whole
It is that than second group line 422n is more relatively close to source drive unit 104 on body.The enabled driving unit 430 provides the first duration
(H1) the enable signal (OE) manages the gate drive signal (Gate1) and is input to any bar in first group of line 421n
The input time of grid line.The enabled driving unit 430 provides the enable signal (OE) of the second duration (H2), manages institute
State the input time that gate drive signal (Gate2) is input to any bar grid line in second group of line 422n.First duration
(H1) it is greater than second duration (H2).In this way, the scan period of identical duration, the grid line drive signal (Gate1) is provided
To the input time point of any bar grid line in first group of line 421n, Article 2 can be input to than grid line drive signal (Gate2)
The time point of grid line 422 is relatively late；The duration of grid line drive signal (Gate1) can also be less than grid line drive signal
(Gate2) duration.
In some embodiments, in array substrate 300, each data line is provided with more with each grid line intersection point
A pixel capacitance, the charging time that the different grid line connects the multiple pixel capacitance is different.
In some embodiments, cable run distance closer to the source drive unit 104 the grid line, connection described in
The charging time of multiple pixel capacitances is shorter.
Such as Fig. 2 a to Fig. 4, in some embodiments, a kind of driving device, comprising: drive element of the grid 105 provides grid
Driving signal, the signal period of the gate drive signal include high potential period and low potential period；Wave generating unit
410, cycle signal is provided, the time span of the single cycle of the gate drive signal is the single cycle of the cycle signal
2 times of time span；And waveform combining unit 420, wave generating unit 410, the gate driving described in electric property coupling
Unit 105 and a plurality of grid line, the waveform combining unit 420 by the cycle signal be bound to the gate drive signal with
Binding signal is generated, and the binding signal is sequentially inputted into a plurality of grid line；Wherein, the wave generating unit 410
It is to start to provide the cycle signal, the waveform combining unit 420 when the gate drive signal enters the high potential period
It is that the low potential waveform of the cycle signal is bound to the part of the gate drive signal during the high potential period
High potential signal it is latter half of.
Fig. 5 is display according to the present processes, and an embodiment is applied to the configuration diagram of display device.In the application
In one embodiment, a kind of display device 200 of the application comprising: display panel 250；It further include in foregoing embodiments
Any driving circuit.Wherein, the display panel 250 includes active switch array substrate, i.e. aforementioned array substrate 300.
The application can not substantially change the premise of existing production procedure, by adjusting gate drive signal, improve capacitor
Variation Δ V caused by coupling effect, so compared with variation Δ V can be reduced under conditions of charge conservation, it is ensured that give picture
To the voltage of the grayscale shown, the grayscale for avoiding pixel from finally showing deviates is expected plain electrode charge, can also improve display panel
The equal Qi Du of display.
" in some embodiments " and " in various embodiments " terms are used repeatedly etc..This term not usually refers to
Identical embodiment；But it may also mean that identical embodiment.The words such as "comprising", " having " and " comprising " are synonyms,
Unless its context meaning shows other meanings.
The above is only the preferred embodiment of the application, not makes any form of restriction to the application, though
Right the application has been disclosed in a preferred embodiment above, however is not limited to the application, any technology people for being familiar with this profession
Member, is not departing within the scope of technical scheme, when the technology contents using the disclosure above make a little change or modification
For the equivalent embodiment of equivalent variations, but all contents without departing from technical scheme, the technical spirit according to the application
Any simple modification, equivalent change and modification to the above embodiments, in the range of still falling within technical scheme.
Claims (10)
1. a kind of driving device characterized by comprising
Drive element of the grid, provides gate drive signal, the signal period of the gate drive signal include the high potential period with
The low potential period；
Wave generating unit, provides cycle signal, and the time span of the single cycle of the gate drive signal is the circulation
N times of the time span of the single cycle of signal, wherein n is positive integer；
Waveform combining unit, wave generating unit, the drive element of the grid described in electric property coupling and a plurality of grid line, the wave
The cycle signal is bound to the gate drive signal to generate binding signal, and the combination is believed by shape combining unit
Number sequentially input a plurality of grid line；
Wherein, the waveform combining unit is during the high potential period, by the low potential waveform knot of the cycle signal
It is bonded to the high potential signal of the gate drive signal.
2. driving device as described in claim 1, which is characterized in that the time span of the high potential of the gate drive signal
The time span of the single cycle of the equivalent cycle signal, the waveform combining unit is by the low potential of the cycle signal
It is bound to the high potential signal of the part of the gate drive signal.
3. driving device as claimed in claim 2, which is characterized in that the cycle signal is sine wave, square wave, pulse wave, three
Angle wave, sawtooth wave, peaked wave or staircase waveform.
4. driving device as claimed in claim 2, which is characterized in that the wave generating unit is in the gate drive signal
When into the high potential period, start to provide the cycle signal.
5. driving device as claimed in claim 2, which is characterized in that the cycle signal is sine wave, and the waveform combines
Unit 420 can be at 1/2 period of the high potential period, by the sine waveThe π+2k of π+2k π to 2 π
Part is bound to the gate drive signal, and wherein A is the input current potential of the cycle signal.
6. driving device as claimed in claim 5, which is characterized in that further include waveform described in enabled driving unit electric property coupling
Generate unit and the drive element of the grid, the enabled driving unit within each scan period, provide enable signal to
The drive element of the grid manages the time that the drive element of the grid inputs the gate drive signal, wherein the circulation
The input current potential of signal is less than the low potential of the gate drive signal, and the wave generating unit provides the sine wave'sWhen to 2 part π+2k π, the enabled driving unit provides the enable signal.
7. driving device as claimed in claim 6, which is characterized in that in the different scan period, the enabled driving unit
It is a length of different when the enable signal provided, at the same make the drive element of the grid input the gate drive signal time with
It is a length of different when the enable signal.
8. driving device as claimed in claim 7, which is characterized in that the wave generating unit is by the week of the cycle signal
Phase time span is adjusted with the time span of the high potential of the gate drive signal.
9. a kind of driving device characterized by comprising
Drive element of the grid, provides gate drive signal, the signal period of the gate drive signal include the high potential period with
The low potential period；
Wave generating unit, provides cycle signal, and the time span of the single cycle of the gate drive signal is the circulation
2 times of the time span of the single cycle of signal；And
Waveform combining unit, wave generating unit, the drive element of the grid described in electric property coupling and a plurality of grid line, the wave
The cycle signal is bound to the gate drive signal to generate binding signal by shape combining unit, and by the binding signal
Sequentially input a plurality of grid line；
Wherein, the wave generating unit is to start to follow described in offer when the gate drive signal enters the high potential period
Ring signal, the waveform combining unit are to combine the low potential waveform of the cycle signal during the high potential period
Extremely the high potential signal of the part of the gate drive signal is latter half of.
10. a kind of display device characterized by comprising
Display panel；And
Such as the described in any item driving devices of claim 1-9.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811573633.6A CN109686328A (en) | 2018-12-21 | 2018-12-21 | Driving device and its display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811573633.6A CN109686328A (en) | 2018-12-21 | 2018-12-21 | Driving device and its display device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN109686328A true CN109686328A (en) | 2019-04-26 |
Family
ID=66188847
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201811573633.6A Pending CN109686328A (en) | 2018-12-21 | 2018-12-21 | Driving device and its display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109686328A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112233603A (en) * | 2020-09-21 | 2021-01-15 | 福建华佳彩有限公司 | Panel loss compensation method |
Citations (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20030122765A1 (en) * | 2001-12-27 | 2003-07-03 | Yoon Jeong Hun | Liquid crystal display and driving method thereof |
| JP2003345317A (en) * | 2003-05-09 | 2003-12-03 | Sharp Corp | Display device and display method |
| CN1645465A (en) * | 2005-01-31 | 2005-07-27 | 广辉电子股份有限公司 | Grid driving method and circuit of liquid crystal displaying device |
| EP1713050A2 (en) * | 2000-08-24 | 2006-10-18 | Matsushita Electric Industrial Co., Ltd. | Plasma display panel display device and drive method |
| CN1971695A (en) * | 2002-04-26 | 2007-05-30 | 东芝松下显示技术有限公司 | Electroluminescence display device and its detection method |
| CN101520998A (en) * | 2009-04-02 | 2009-09-02 | 友达光电股份有限公司 | Picture flicker improvable liquid crystal display device and relevant driving method thereof |
| US20090289884A1 (en) * | 2005-11-04 | 2009-11-26 | Sharp Kabushiki Kaisha | Display device |
| CN102136247A (en) * | 2010-12-29 | 2011-07-27 | 友达光电股份有限公司 | flat panel display device |
| CN102402959A (en) * | 2011-10-05 | 2012-04-04 | 友达光电股份有限公司 | Liquid crystal display device with adaptive pulse chamfering control mechanism |
| CN103177703A (en) * | 2013-03-27 | 2013-06-26 | 京东方科技集团股份有限公司 | Grid driving circuit, display panel and display device |
| CN103413534A (en) * | 2013-07-31 | 2013-11-27 | 南京中电熊猫液晶显示科技有限公司 | Liquid crystal displayer and drive method of grid signal of liquid crystal displayer |
| CN105206248A (en) * | 2015-11-09 | 2015-12-30 | 重庆京东方光电科技有限公司 | Display driving circuit, display device and display driving method |
| CN105374337A (en) * | 2015-11-17 | 2016-03-02 | 友达光电股份有限公司 | Liquid crystal display device and operation method thereof |
-
2018
- 2018-12-21 CN CN201811573633.6A patent/CN109686328A/en active Pending
Patent Citations (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP1713050A2 (en) * | 2000-08-24 | 2006-10-18 | Matsushita Electric Industrial Co., Ltd. | Plasma display panel display device and drive method |
| US20030122765A1 (en) * | 2001-12-27 | 2003-07-03 | Yoon Jeong Hun | Liquid crystal display and driving method thereof |
| CN1971695A (en) * | 2002-04-26 | 2007-05-30 | 东芝松下显示技术有限公司 | Electroluminescence display device and its detection method |
| JP2003345317A (en) * | 2003-05-09 | 2003-12-03 | Sharp Corp | Display device and display method |
| CN1645465A (en) * | 2005-01-31 | 2005-07-27 | 广辉电子股份有限公司 | Grid driving method and circuit of liquid crystal displaying device |
| US20090289884A1 (en) * | 2005-11-04 | 2009-11-26 | Sharp Kabushiki Kaisha | Display device |
| CN101520998A (en) * | 2009-04-02 | 2009-09-02 | 友达光电股份有限公司 | Picture flicker improvable liquid crystal display device and relevant driving method thereof |
| CN102136247A (en) * | 2010-12-29 | 2011-07-27 | 友达光电股份有限公司 | flat panel display device |
| CN102402959A (en) * | 2011-10-05 | 2012-04-04 | 友达光电股份有限公司 | Liquid crystal display device with adaptive pulse chamfering control mechanism |
| CN103177703A (en) * | 2013-03-27 | 2013-06-26 | 京东方科技集团股份有限公司 | Grid driving circuit, display panel and display device |
| CN103413534A (en) * | 2013-07-31 | 2013-11-27 | 南京中电熊猫液晶显示科技有限公司 | Liquid crystal displayer and drive method of grid signal of liquid crystal displayer |
| CN105206248A (en) * | 2015-11-09 | 2015-12-30 | 重庆京东方光电科技有限公司 | Display driving circuit, display device and display driving method |
| CN105374337A (en) * | 2015-11-17 | 2016-03-02 | 友达光电股份有限公司 | Liquid crystal display device and operation method thereof |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112233603A (en) * | 2020-09-21 | 2021-01-15 | 福建华佳彩有限公司 | Panel loss compensation method |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN107068101B (en) | A kind of driving circuit of display device, driving method and display device | |
| US9251755B2 (en) | Gate driver and liquid crystal display including the same | |
| KR101240645B1 (en) | Display device and driving method thereof | |
| US9515647B2 (en) | Gate circuit and display device using the same | |
| US8379011B2 (en) | Driving device, display apparatus having the same and method of driving the display apparatus | |
| CN107170418A (en) | Drive And Its Driving Method and display device | |
| US20080252624A1 (en) | Liquid crystal display device | |
| KR20170079997A (en) | Gate driver and display device including the same | |
| CN101114432B (en) | Liquid crystal display and driving method thereof | |
| TW201123135A (en) | Display device and method for controlling gate pulse modulation thereof | |
| US20190096304A1 (en) | Display panel and display apparatus using the same | |
| CN103035216B (en) | Display device | |
| US20090021502A1 (en) | Display device and method for driving the same | |
| CN104050946B (en) | Multi-phase gate driver and display panel thereof | |
| CN113299220B (en) | Display panel, device and driving method thereof | |
| CN109509446A (en) | Display module and display device | |
| US8149205B2 (en) | Circuit and method for driving an LCD panel capable of reducing water-like waveform noise | |
| CN101191922A (en) | LCD display panel and driving method | |
| US9007359B2 (en) | Display device having increased aperture ratio | |
| CN111883074A (en) | Grid driving circuit, display module and display device | |
| WO2019061880A1 (en) | Display panel and display device thereof | |
| CN105609070B (en) | A kind of display device and its driving method | |
| CN107507586B (en) | Driving device and display panel | |
| CN102543019A (en) | Driving circuit for liquid crystal display device and method for driving the same | |
| CN109686328A (en) | Driving device and its display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20190426 |
|
| RJ01 | Rejection of invention patent application after publication |