CN109657359B - Method and equipment for identifying package update in PCB design - Google Patents
Method and equipment for identifying package update in PCB design Download PDFInfo
- Publication number
- CN109657359B CN109657359B CN201811571818.3A CN201811571818A CN109657359B CN 109657359 B CN109657359 B CN 109657359B CN 201811571818 A CN201811571818 A CN 201811571818A CN 109657359 B CN109657359 B CN 109657359B
- Authority
- CN
- China
- Prior art keywords
- version
- information
- updated
- package
- parts
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000013461 design Methods 0.000 title claims abstract description 45
- 238000000034 method Methods 0.000 title claims abstract description 34
- 238000004806 packaging method and process Methods 0.000 claims abstract description 53
- 238000012938 design process Methods 0.000 claims abstract description 10
- 230000006870 function Effects 0.000 claims description 7
- 230000008569 process Effects 0.000 abstract description 5
- 238000007689 inspection Methods 0.000 abstract description 2
- 230000008859 change Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Management, Administration, Business Operations System, And Electronic Commerce (AREA)
- Stored Programmes (AREA)
Abstract
The invention discloses a method and equipment for identifying package updating in PCB design, and relates to the field of PCB design. Disclosed herein is a method of identifying package updates in a PCB design, comprising: adding version information to the part package in the PCB design process, wherein when the PCB design is finished, the version information of the part package is marked as an initial version, and after all parts are updated, the version information of the updated part package is marked as an updated version; and comparing the part packaging information of the initial version with the part packaging information of the updated version, finding out parts with inconsistent part packaging information in the two versions, and listing the information of the found parts. The technical scheme of the invention provides a scheme capable of automatically identifying the package updating in the PCB design, thereby automatically completing the inspection process, and being simple and fast.
Description
Technical Field
The invention relates to the field of Printed Circuit Board (PCB) design, in particular to a method and equipment for identifying package updating in PCB design.
Background
The PCB design can not be separated from a part library, and a perfect part library is provided, which is very helpful for improving the quality of the PCB design. As the experience of analyzing PCB design quality problems accumulates, more and more parts need to be optimized, which results in the updating of parts packaging versions in the parts library.
Therefore, all parts in the board card are completely updated at the final drawing stage of the PCB design to replace the part package of the old version, and the used part package is ensured to be the latest in the current library, so that the design quality of the PCB is ensured.
Generally, after a part is updated, whether the part is updated after the last version of date can be searched by looking up a package change information table arranged by a library building engineer, and the updated part package is focused. Therefore, the method for checking and updating by naked eyes is difficult to accurately and quickly find the parts with changed packages, time and labor are wasted, and slight package changes are not enough to be found, so that the places needing to be updated are possibly omitted in the PCB design, and hidden dangers are caused.
Disclosure of Invention
The invention discloses a method and equipment for identifying package updating in PCB design, which can solve the problem that manual management and control are time-consuming and labor-consuming after parts are updated in the existing PCB design.
The invention discloses a method for identifying package updating in PCB design, which comprises the following steps:
adding version information to the part package in the PCB design process, wherein when the PCB design is finished, the version information of the part package is marked as an initial version, and after all parts are updated, the version information of the updated part package is marked as an updated version;
and comparing the part packaging information of the initial version with the part packaging information of the updated version, finding out parts with inconsistent part packaging information in the two versions, and listing the information of the found parts.
Optionally, in the above method, the information of the part includes any one or more of the following information:
part position number, version information, and coordinate information.
Optionally, in the above method, adding version information to the component package during a PCB design process, where the version information of the component package is identified as an initial version when the PCB design is completed, and the method includes:
a Package Geometry/Note layer is newly added in the PCB Footprint, version information of the part Package and updating contents of each version are added and recorded in the layer, wherein the current brd file is saved as an initial version before the part Package is updated.
Optionally, in the above method, after all the parts are updated, identifying the updated version information of the part package as an updated version includes:
the whole board part is updated by using the part updating function of the Allegro software, and the updated brd file is saved as an updated version of the part package.
Optionally, in the foregoing method, the comparing the component packaging information of the initial version with the component packaging information of the updated version, and finding out the component with inconsistent component packaging information in the two versions includes;
the method comprises the steps of respectively obtaining an initial version of brd files and an updated version of brd files by using an allegoro skill writing program, and comparing and finding out parts with inconsistent part packaging information in brd files of the two versions.
Also disclosed herein is an apparatus for identifying package updates in a PCB design, comprising a memory and a processor, wherein:
the memory is used for storing a processing program for identifying and updating the package in the PCB design;
the processor is used for reading and executing the processing program for identifying the package update in the PCB design and executing the following operations:
adding version information to the part package in the PCB design process, wherein when the PCB design is finished, the version information of the part package is marked as an initial version, and after all parts are updated, the version information of the updated part package is marked as an updated version;
and comparing the part packaging information of the initial version with the part packaging information of the updated version, finding out parts with inconsistent part packaging information in the two versions, and listing the information of the found parts.
Optionally, in the above apparatus, the information of the part includes any one or more of the following information:
part position number, version information, and coordinate information.
Optionally, in the above apparatus, in the PCB design process, adding version information to the part package, where when the PCB design is completed, the version information of the part package is identified as an initial version, and the method includes:
a Package Geometry/Note layer is newly added in the PCB Footprint, version information of the part Package and updating contents of each version are added and recorded in the layer, wherein the current brd file is saved as an initial version before the part Package is updated.
Optionally, in the above apparatus, after all the parts are updated, identifying the updated version information of the part package as an updated version includes:
the whole board part is updated by using the part updating function of the Allegro software, and the updated brd file is saved as an updated version of the part package.
Optionally, in the above apparatus, the comparing the component packaging information of the initial version with the component packaging information of the updated version, and finding out the component with inconsistent component packaging information in the two versions includes;
the method comprises the steps of respectively obtaining an initial version of brd files and an updated version of brd files by using an allegoro skill writing program, and comparing and finding out parts with inconsistent part packaging information in brd files of the two versions.
The technical scheme of the invention provides a scheme capable of automatically identifying the package updating in the PCB design, thereby automatically completing the inspection process, and being simple and fast.
Drawings
FIG. 1 is a flowchart illustrating a method for identifying package updates in PCB design according to an embodiment of the present invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention more apparent, the technical solutions of the present invention will be described in further detail with reference to specific embodiments. It should be noted that the embodiments and features of the embodiments of the present application may be arbitrarily combined with each other without conflict.
Example 1
The inventor of the present application proposes that, in the PCB design, a library engineer may add package version information in the part package, for example, an allegoro skill development language may be used to complete the comparison and recognition process, and when finding out parts with inconsistent package information in different versions, it indicates that the package is updated.
Based on the above thought, the present embodiment provides a method for identifying package update in PCB design, as shown in fig. 1, which mainly includes the following operation steps:
the combined implementation flow chart is shown in figure 1. The method comprises the following specific implementation steps:
in this step, all parts can be updated using the allgro software.
when all parts are updated using the allgio software, the part packaging information of the v2 version can be obtained by running the allegro kill in this step.
in this step, the part packaging information of the v1 version may be acquired by acquiring the brd file of the v1 version.
the output in this step may be information for parts that differ from the packaged information in versions v1 and v 2. Herein, the information of the part includes all the attribute information related to the part, and may include any one or more of a part number, version information, and coordinate information, for example. The part packaging information may also be considered as one of the information of the part.
In the above method, the time sequence of step 400 and step 500 may be adjusted, that is, step 500 is executed first and then step 400 is executed, or both steps may be executed simultaneously, which is not limited in this embodiment.
The following describes the implementation process of the above method by taking an implementation mode as an example. In the embodiment, a Package Geometry/Note layer is added to the part Package, version information of the part Package and updating contents of each version are recorded, the board card is operated to respectively obtain and compare version information of the part Package before and after the part is updated, parts with changed packaging information in different versions are found out, and information of coordinates, packaging versions, bit numbers and the like of the parts is displayed to a user in a log file form. The implementation process mainly comprises the following operations:
s1, newly adding a Package Geometry/Note layer in the PCB Footprint, and adding and recording version information of part packaging and updating contents of each version in the layer;
and S2, saving the current brd file as a v1 version, and then updating the whole board part by using a part updating function carried in Allegro software.
The V1 version saved by the current brd file is equivalent to the original version before the part package is updated.
S3, for the updated brd file, using an allegoro stick writer to obtain version information (such as REV A, B or C) of the part Package in the Package Geometry/Note layer and storing the version information in a log;
in this step, after the entire board part is updated using the part update function of the Allegro software, the REV a, B, or C version of the brd file, which is the updated brd file, is an updated version of the part package, which is equivalent to the updated version of the part package described above.
S4, selecting a brd file of the v1 version, similarly obtaining version information of part packaging in a Package Geometry/not layer, and storing the version information in a log;
and S5, comparing the log files in the S3 and the S4, searching and listing the part packages with inconsistent part package information in different versions.
And S6, displaying the part position numbers, version information, coordinate information and the like corresponding to the part packages in a log file form, wherein the designer can select part positioning to view and modify the corresponding layout.
Example 2
The embodiment provides a device for identifying package update in PCB design, which comprises a memory and a processor. The method of example 1 above may be carried out.
Wherein: the memory is used for storing a processing program for identifying and updating the package in the PCB design;
a processor for reading a handler for executing the identified package update in the PCB design, and performing the following operations:
adding version information to the part package in the PCB design process, wherein when the PCB design is finished, the version information of the part package is marked as an initial version, and after all parts are updated, the version information of the updated part package is marked as an updated version;
and comparing the part packaging information of the initial version with the part packaging information of the updated version, finding out parts with inconsistent part packaging information in the two versions, and listing the information of the found parts.
The information of the part in the text can include any one or several kinds and combination of information such as part position number, version information, coordinate information and the like. And the method can also comprise part packaging information, and all attribute information related to the part can be regarded as the information of the part in the embodiment.
In an optional implementation manner, a Package Geometry/Note layer can be added to the part Package, version information of the part Package and updating contents of each version are recorded, then the version information of the part Package before and after the board card updating part is respectively obtained by running an allegoro stick and compared, parts with changed Package information in different versions can be found out, and information such as coordinates, Package versions and bit numbers of the parts can be displayed to a user in a log file form.
A Package Geometry/Note layer is newly added in the PCB Footprint, version information of the part Package and updating contents of each version are added and recorded in the layer, and the current brd file can be saved as an initial version before the part Package is updated.
In addition, the entire board parts can be updated using the parts update function of the Allegro software, and the brd file after all parts are updated is saved as an updated version of the parts package (i.e., an updated version of the parts package).
In this document, when the packaging information of the parts of the initial version and the updated version is different, an allegoro stick writing program can be used to respectively obtain the initial version and the updated version of the brd file, and parts with inconsistent packaging information of the parts in brd files of the two versions are found by comparison, and the found parts are the parts packaged with the updates.
According to the embodiment, the scheme that the automatic identification packaging is updated by using the allegoro stick program can be used for quickly positioning the part with changed packaging, timely modifying the corresponding layout design, avoiding the defects that the time is wasted and the omission is easy to occur when the naked eye checks one by one, greatly improving the checking efficiency of the final link of the PCB design and ensuring the quality of the PCB design.
It will be understood by those skilled in the art that all or part of the steps of the above methods may be implemented by instructing the relevant hardware through a program, and the program may be stored in a computer readable storage medium, such as a read-only memory, a magnetic or optical disk, and the like. Alternatively, all or part of the steps of the above embodiments may be implemented using one or more integrated circuits. Accordingly, each module/unit in the above embodiments may be implemented in the form of hardware, and may also be implemented in the form of a software functional module. The present application is not limited to any specific form of hardware or software combination.
The above description is only a preferred example of the present invention, and is not intended to limit the scope of the present invention. Any modification, equivalent replacement, or improvement made within the spirit and principle of the present invention should be included in the protection scope of the present invention.
Claims (2)
1. A method of identifying package updates in a Printed Circuit Board (PCB) design, comprising:
adding version information to the part package in the PCB design process, wherein when the PCB design is finished, the version information of the part package is marked as an initial version, and after all parts are updated, the version information of the updated part package is marked as an updated version;
comparing the part packaging information of the initial version with the part packaging information of the updated version, finding out parts with inconsistent part packaging information in the two versions, and listing the information of the found parts;
wherein, the information of the part comprises any one or more of the following information:
part position number, version information and coordinate information;
in the PCB design process, adding version information for the part package, wherein when the PCB design is completed, the version information of the part package is marked as an initial version, and the method comprises the following steps:
newly adding a Package Geometry/Note layer in the PCB Footprint, and adding and recording version information of the part Package and updating contents of each version in the layer, wherein the current brd file is saved as an initial version before the part Package is updated;
after all parts are updated, identifying the version information of the updated part package as an updated version, including:
updating the whole board part by using a part updating function of Allegro software, and storing an updated brd file as a part packaging updated version;
the part packaging information of the initial version and the part packaging information of the updated version are compared, and parts with inconsistent part packaging information in the two versions are found out;
the method comprises the steps of respectively obtaining an initial version of brd files and an updated version of brd files by using an allegoro skill writing program, and comparing and finding out parts with inconsistent part packaging information in brd files of the two versions.
2. An apparatus for identifying package updates in a Printed Circuit Board (PCB) design, comprising a memory and a processor, wherein:
the memory is used for storing a processing program for identifying and updating the package in the PCB design;
the processor is used for reading and executing the processing program for identifying the package update in the PCB design and executing the following operations:
adding version information to the part package in the PCB design process, wherein when the PCB design is finished, the version information of the part package is marked as an initial version, and after all parts are updated, the version information of the updated part package is marked as an updated version;
comparing the part packaging information of the initial version with the part packaging information of the updated version, finding out parts with inconsistent part packaging information in the two versions, and listing the information of the found parts;
wherein, the information of the part comprises any one or more of the following information:
part position number, version information and coordinate information;
in the PCB design process, adding version information for the part package, wherein when the PCB design is completed, the version information of the part package is marked as an initial version, and the method comprises the following steps:
newly adding a Package Geometry/Note layer in the PCB Footprint, and adding and recording version information of the part Package and updating contents of each version in the layer, wherein the current brd file is saved as an initial version before the part Package is updated;
after all parts are updated, identifying the version information of the updated part package as an updated version, including:
updating the whole board part by using a part updating function of Allegro software, and storing an updated brd file as a part packaging updated version;
the part packaging information of the initial version and the part packaging information of the updated version are compared, and parts with inconsistent part packaging information in the two versions are found out;
the method comprises the steps of respectively obtaining an initial version of brd files and an updated version of brd files by using an allegoro skill writing program, and comparing and finding out parts with inconsistent part packaging information in brd files of the two versions.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811571818.3A CN109657359B (en) | 2018-12-21 | 2018-12-21 | Method and equipment for identifying package update in PCB design |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811571818.3A CN109657359B (en) | 2018-12-21 | 2018-12-21 | Method and equipment for identifying package update in PCB design |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109657359A CN109657359A (en) | 2019-04-19 |
| CN109657359B true CN109657359B (en) | 2022-03-25 |
Family
ID=66116210
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201811571818.3A Active CN109657359B (en) | 2018-12-21 | 2018-12-21 | Method and equipment for identifying package update in PCB design |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109657359B (en) |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101281027B (en) * | 2008-05-26 | 2010-06-16 | 北京星网锐捷网络技术有限公司 | Method and apparatus for detecting unqualified silk screen printing mark |
| US9454363B1 (en) * | 2013-03-15 | 2016-09-27 | Data Systems International, Inc. | Mobile application development system and method |
| CN103810346A (en) * | 2014-02-27 | 2014-05-21 | 山东超越数控电子有限公司 | Method for checking part height restrictions through ALLEGRO software |
| CN104021251B (en) * | 2014-06-10 | 2018-01-09 | 浪潮(北京)电子信息产业有限公司 | A kind of PCB inspection methods and device |
| WO2017023709A1 (en) * | 2015-08-06 | 2017-02-09 | Nexenta Systems, Inc. | Object storage system with local transaction logs, a distributed namespace, and optimized support for user directories |
| CN105701317A (en) * | 2016-03-01 | 2016-06-22 | 上海斐讯数据通信技术有限公司 | Method and system for correcting signal missing in schematic diagram designing |
| CN107529280A (en) * | 2017-08-31 | 2017-12-29 | 郑州云海信息技术有限公司 | The method and device that a kind of Foot print are established |
| CN108875224A (en) * | 2018-06-25 | 2018-11-23 | 郑州云海信息技术有限公司 | The control methods of brd file, device, equipment and the storage medium of correcting and master PCB |
-
2018
- 2018-12-21 CN CN201811571818.3A patent/CN109657359B/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN109657359A (en) | 2019-04-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8230370B2 (en) | Circuit design assisting apparatus, computer-readable medium storing circuit design assisting program, and circuit design assisting method | |
| KR101679920B1 (en) | Integrated circuit design method and apparatus | |
| US11392741B2 (en) | Computer implemented system and method for generating a layout of a cell defining a circuit component | |
| US7721253B2 (en) | Software development support system | |
| US9064063B1 (en) | Methods, systems, and articles of manufacture for implementing interactive, real-time checking or verification of complex constraints | |
| CN107480369B (en) | Design and operation method for classified display of DRC in PCB design | |
| CN110287098A (en) | Automatically create test script method, server and computer readable storage medium | |
| US8117586B2 (en) | Printed circuit board layout system and method thereof | |
| JP4769687B2 (en) | Timing verification method, timing verification apparatus, and timing verification program | |
| JP2013246644A (en) | Software object correction support device, software object correction support method and program | |
| CN112579466A (en) | Test case generation method and device and computer readable storage medium | |
| CN115249004A (en) | Physical verification method for integrated circuit layout design, electronic device and storage medium | |
| US8645902B1 (en) | Methods, systems, and computer program products for implementing interactive coloring of physical design components in a physical electronic design with multiple-patterning techniques awareness | |
| JP5747698B2 (en) | Requirements management support device | |
| JP2021002326A (en) | Refinement of repair patterns for static analysis violations in software programs | |
| CN109657359B (en) | Method and equipment for identifying package update in PCB design | |
| US8510693B2 (en) | Changing abstraction level of portion of circuit design during verification | |
| CN114564228A (en) | Application program updating method and device, computer equipment and storage medium | |
| US8032847B2 (en) | Layout design method of semiconductor integrated circuit | |
| CN112149377B (en) | Method and device for rapidly generating FPD layout and readable storage medium | |
| JPWO2006025412A1 (en) | Logic verification method, logic module data, device data, and logic verification apparatus | |
| CN114595657A (en) | Chip layout method and device and electronic equipment | |
| JP6097231B2 (en) | Program generating apparatus and method | |
| JP2011204069A (en) | Testing method, and automatic test specification and test data generation apparatus | |
| CN110543456A (en) | Method and device for quickly reading oasis file and computer readable storage medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |