CN109614056B - Method and device for coping with natural aging of memory - Google Patents
Method and device for coping with natural aging of memory Download PDFInfo
- Publication number
- CN109614056B CN109614056B CN201811626420.5A CN201811626420A CN109614056B CN 109614056 B CN109614056 B CN 109614056B CN 201811626420 A CN201811626420 A CN 201811626420A CN 109614056 B CN109614056 B CN 109614056B
- Authority
- CN
- China
- Prior art keywords
- memory
- memory area
- writing
- target
- reading
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/0614—Improving the reliability of storage systems
- G06F3/0616—Improving the reliability of storage systems in relation to life time, e.g. increasing Mean Time Between Failures [MTBF]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
- G06F12/023—Free address space management
Abstract
The application provides a method and a device for coping with natural aging of a memory, which are used for eliminating problematic memory areas through two rounds of screening by equipment provided with the memory: firstly detecting the memory read-write performance, namely traversing the memory interval, marking the memory area with poor read-write performance, removing the memory area from the memory interval, then detecting whether the memory is stable, namely traversing the memory interval after the previous round of processing again, marking the memory area with unstable read-write and removing the memory area. The memory area obtained after two rounds of traversal is the memory optimized by the scheme, and the part of the memory is transmitted to the operating system, so that the memory used by the operating system is high-speed and stable, the problem of the memory device caused by aging of the individual memory area is avoided, the normal working time of the memory device is prolonged, the service life of equipment is prolonged, and the maintenance cost caused by the problem of the memory of the equipment is reduced.
Description
Technical Field
The present application relates to the field of computer technologies, and in particular, to a method and an apparatus for coping with natural aging of a memory.
Background
With the rapid development of internet and internet of things technologies, the amount of service data between network devices is rapidly increased, which results in that the rate of data interaction between a CPU and a memory of the network device is faster and faster, the information amount of the data interaction is larger and larger, and the data interaction between the network devices is more and more frequent. Meanwhile, network equipment is applied to various industries, actual installation environments are different, and natural aging of memory devices is more serious than that of other devices due to the influence of environmental factors such as high temperature, high humidity and dust.
There are two manifestations of aging of memory devices: firstly, the performance of the memory is reduced, and secondly, the read-write of part of the memory particles is unstable. After the equipment runs for a period of time, if the internal storage device of the equipment is aged, the stored data is changed, and the equipment is easy to generate a downtime accident or a problem that part of business functions are abnormal when the part of data is used. The problem of natural aging of the memory can be effectively solved by the scheme in the prior art, and when the problem is met, the equipment can only be returned to a factory for maintenance or directly scrapped to purchase new equipment even if the whole equipment does not reach the maintenance period or the service life currently.
Disclosure of Invention
In view of the above, the present application provides a method and an apparatus for dealing with the natural aging of a memory, so as to prolong the normal operation time of a memory device.
Specifically, the method is realized through the following technical scheme:
a method of coping with natural aging of a memory, the method being for a device having the memory installed, the method comprising:
acquiring a target memory area;
grouping the target memory areas according to a preset rule, and respectively recording the time consumed for reading and writing the same data volume in each group of memories;
removing memory groups with time consumption exceeding a specified limit from the target memory area;
performing data writing and reading operations on the target memory area, and marking the memory area with inconsistent reading and writing;
removing the memory areas with inconsistent reading and writing from the target memory area;
and transmitting the target memory area to an operating system.
An apparatus for coping with natural aging of a memory, the apparatus being used for a device in which the memory is installed, the apparatus comprising:
the memory acquisition unit is used for acquiring a target memory area;
the first screening unit is used for grouping the target memory areas according to a preset rule and respectively recording the time consumed by reading and writing the same data volume in each group of memories; removing memory groups with time consumption exceeding a specified limit from the target memory area;
the second screening unit is used for performing data writing and reading operations on the target memory area and marking the memory areas with inconsistent reading and writing; removing the memory areas with inconsistent reading and writing from the target memory area;
and the memory transfer unit is used for transferring the target memory area to an operating system.
By above this application provides a technical scheme can see, in this scheme, reject the memory region that has the problem through two rounds of screens: firstly detecting the memory read-write performance, namely traversing the memory interval, marking the memory area with poor read-write performance, removing the memory area from the memory interval, then detecting whether the memory is stable, namely traversing the memory interval after the previous round of processing again, marking the memory area with unstable read-write and removing the memory area. The memory area obtained after two rounds of traversal is the memory optimized by the scheme, and the part of the memory is transmitted to the operating system, so that the memory used by the operating system is high-speed and stable, the problem of the memory device caused by aging of the individual memory area is avoided, the normal working time of the memory device is prolonged, the service life of equipment is prolonged, and the maintenance cost caused by the problem of the memory of the equipment is reduced.
Drawings
Fig. 1 is a flowchart illustrating a method for dealing with natural aging of a memory according to the present application;
fig. 2 is a flowchart illustrating a process of removing a memory with poor read/write performance according to the present application;
fig. 3 is a flowchart illustrating the process of removing a memory with poor stability;
FIG. 4 is a flow chart illustrating a method for dealing with natural aging of a memory according to the present application;
FIG. 5 is a flow chart illustrating a method for dealing with natural aging of a memory according to the present application;
fig. 6 is a schematic diagram illustrating an apparatus for dealing with natural aging of a memory according to the present application.
Detailed Description
Reference will now be made in detail to the exemplary embodiments, examples of which are illustrated in the accompanying drawings. When the following description refers to the accompanying drawings, like numbers in different drawings represent the same or similar elements unless otherwise indicated. The embodiments described in the following exemplary embodiments do not represent all embodiments consistent with the present application. Rather, they are merely examples of apparatus and methods consistent with certain aspects of the present application, as detailed in the appended claims.
The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the application. As used in this application and the appended claims, the singular forms "a", "an", and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise. It should also be understood that the term "and/or" as used herein refers to and encompasses any and all possible combinations of one or more of the associated listed items.
It is to be understood that although the terms first, second, third, etc. may be used herein to describe various information, such information should not be limited to these terms. These terms are only used to distinguish one type of information from another. For example, first information may also be referred to as second information, and similarly, second information may also be referred to as first information, without departing from the scope of the present application. The word "if" as used herein may be interpreted as "at … …" or "when … …" or "in response to a determination", depending on the context.
Referring to fig. 1, fig. 1 is a flowchart illustrating a method for dealing with natural aging of a memory according to the present application. The method can be used for equipment with the memory, such as network equipment and the like. The method may comprise the steps of:
step S101, a target memory area is obtained.
The target memory area is a free memory area, i.e. a memory area to be optimized. For example, in this embodiment or some other embodiments of the present invention, the method is performed after the BootLoader memory is initialized.
Taking an embedded operating system as an example, BootLoader runs before the kernel of the operating system runs, and is the first section of code executed by the system after power-on. BootLoader can initialize hardware equipment and establish a memory space mapping chart, so that the software and hardware environment of the system is brought to a proper state, and a correct environment is prepared for finally calling an operating system kernel. After the initialization of CPU and relative hardware is completed, the image of the operating system or the solidified embedded application program is loaded into the internal memory, then the space where the operating system is located is jumped to, and the operating system is started to run. The description of the BootLoader embodiment is omitted.
For example, the scheme in the embodiment of the present invention may be performed after the internal memory is initialized in the BootLoader, and at this time, the BootLoader program is not moved to the internal memory, but still runs in the flash, so that it is not necessary to reserve a running internal memory for the BootLoader, and the optimized internal memory interval is the largest. And after the memory is optimized, the BootLoader is moved to the optimized memory for operation, so that the problem that the equipment cannot start the operating system due to the fact that the BootLoader operates in an unstable memory interval is solved.
As an example, in this embodiment or some other embodiments of the present invention, the obtaining the target memory area may specifically include:
acquiring memory resources of the equipment and a memory which is currently used;
determining an idle memory according to the memory resource and the currently used memory;
and taking the free memory as the target memory area.
In other words, the memory resources of the current device, including the start address and the end address of the memory and the currently used memory, are obtained, and the free memory under the BootLoader is further determined.
Step S102, grouping the target memory areas according to a preset rule, and respectively recording the consumed time for reading and writing the same data amount in each group of memories.
Two rounds of screening optimization are performed on the target memory region from the step, the step belongs to the first round, and the purpose is to traverse the idle memory and screen out the region with poor performance.
The embodiment of the preset rule of grouping is not limited, and those skilled in the art can select and design according to different requirements/different scenarios, and these choices and designs can be used herein without departing from the spirit and scope of the present invention.
As an example, the memories may be grouped in cacheline × 1024 units, where cacheline is a cache line. And then calculating the time consumed by each group for reading and writing the cacheline multiplied by 1024 length of the memory in an uncache mode (any read-write operation does not pass through the cache). Certainly, the time consumed for reading and writing each group in the cache manner can also be calculated, the embodiment is not limited, and only the read and write manners of each group are the same, so that the time consumed by each group is comparable.
Step S103, eliminating the memory groups with the time consumption exceeding the specified limit from the target memory area.
The embodiment is not limited to how to eliminate the memory packets whose time consumption exceeds the specified limit, and those skilled in the art can select and design the memory packets according to different requirements/different scenarios, and these choices and designs can be used herein without departing from the spirit and scope of the present invention.
Referring to fig. 2, as an example, in this embodiment or some other embodiments of the present invention, the removing the memory packet whose consumed time exceeds the specified limit from the target memory region may specifically include:
and step S1031, arranging the consumed time of each memory group according to the size sequence.
For example, the elapsed time may be arranged in an increasing order.
Step S1032 excludes the most and least time-consuming packets.
In step S1033, an average value of the elapsed time for each of the remaining groups is calculated.
Step S1034, memory groups with time consumption exceeding the specified limit of the average value are removed.
For example, the time spent on each group is traversed again, and the groups which have the time spent more than the average value multiplied by 110 percent are marked as the areas with poor performance and are removed.
And step S104, performing data writing and reading operations on the target memory area, and marking the memory area with inconsistent reading and writing.
The second round of screening, namely screening of the memory stability, is started in the step.
When the device has a plurality of CPUs, a multi-core test can be performed by performing more intensive testing of the memory in order to increase the test pressure. It is easily understood that, in the embodiment of the present invention, a multi-core may refer to multiple cores of one CPU, and may also refer to multiple CPUs.
Referring to fig. 3, in this embodiment or some other embodiments of the present invention, when the device has multiple CPUs, the data writing and reading operations on the target memory area may specifically include the following steps:
step S1041, averagely allocating the target memory area to each CPU.
The memory intervals can be averagely allocated to each CPU according to the number of the CPUs in the current system.
Step S1042, driving the multiple CPUs to perform data writing and data reading operations on the respective allocated memories at the same time. And the multi-core is started to ensure that a plurality of CPUs run the memory stability test program simultaneously to detect the memories respectively allocated to the CPUs.
Step S105, removing the memory area with inconsistent reading and writing from the target memory area.
And step S106, transmitting the target memory area to an operating system.
In this embodiment, the problematic memory areas are eliminated by two rounds of screening: firstly detecting the memory read-write performance, namely traversing the memory interval, marking the memory area with poor read-write performance, removing the memory area from the memory interval, then detecting whether the memory is stable, namely traversing the memory interval after the previous round of processing again, marking the memory area with unstable read-write and removing the memory area.
The memory area obtained after two rounds of traversal is the memory optimized by the scheme, and the part of the memory is transmitted to the operating system, so that the memory used by the operating system is high-speed and stable, the problem of the memory device caused by aging of the individual memory area is avoided, the normal working time of the memory device is prolonged, the service life of equipment is prolonged, and the maintenance cost caused by the problem of the memory of the equipment is reduced.
The scheme of the present invention is further described below by taking a BootLoader scenario as an example. Of course, the application scenario is only exemplary, and in practical applications, the application scenario may be applied to other application scenarios.
Referring to fig. 4 to 5, fig. 4 to 5 are flowcharts illustrating a method for dealing with the natural aging of a memory according to the present application:
step S401, obtaining a free memory starting address under the current BootLoader.
Step S402, grouping the free memories according to cacheline × 1024 as a unit. Certainly, the present embodiment is not limited to the preset rule of grouping, and those skilled in the art can select and design the rule according to different requirements/different scenarios.
Step S403, setting the access mode of the memory as uncache. Of course, in other embodiments, reading and writing may be performed in a cache manner, which is not limited in this embodiment, as long as the reading and writing manners of each group are the same, so as to ensure that the groups have comparability in time consumption.
In step S404, a packet is selected.
In step S405, the start time is recorded.
Step S406, writing 32bit random number into the memory by dword.
Step S407, reading the data in the memory.
Step S408, determine whether the memory of cacheline × 1024 length is traversed.
If yes, go to step S409; if not, return to step S406.
And step S409, recording the end time, and calculating the consumed time of the current packet according to the recorded start time and the end time.
Step S410, determine whether to obtain the time consumption of all memory groups.
If yes, go to step S411; if not, return to step S404.
And step S411, sequencing each group of consumed time in an increasing mode, and calculating the average value of each group of consumed time after eliminating the maximum value and the minimum value.
Step S412, re-traverse each group of consumed time, and mark the area with the consumed time greater than the average value × 110% as the area with poor performance.
In step S413, the memory area marked as poor performance is removed.
Step S414, acquiring the number of the current CPUs; allocating memory to each CPU; and starting the multi-core to ensure that the memory stability test program is operated at the same time.
In step S415, a 32-bit random number is written into the memory by dword.
In step S416, the data written into the memory is read out and compared with the original data.
In step S417, if the written and read data are different, the flag is unstable.
Step S418 determines whether the detection of the memory allocated by each CPU is completed.
If yes, go to step S419; if not, return to step S415.
In step S419, the unstable memory area is removed.
In step S420, the memory intervals after the two rounds of screening are transmitted to the operating system.
In this embodiment, the problematic memory areas are eliminated by two rounds of screening: firstly detecting the memory read-write performance, namely traversing the memory interval, marking the memory area with poor read-write performance, removing the memory area from the memory interval, then detecting whether the memory is stable, namely traversing the memory interval after the previous round of processing again, marking the memory area with unstable read-write and removing the memory area. The memory area obtained after two rounds of traversal is the memory optimized by the scheme, and the part of the memory is transmitted to the operating system, so that the memory used by the operating system is high-speed and stable, the problem of the memory device caused by aging of the individual memory area is avoided, the normal working time of the memory device is prolonged, the service life of equipment is prolonged, and the maintenance cost caused by the problem of the memory of the equipment is reduced.
Referring to fig. 6, fig. 6 is a schematic diagram illustrating an apparatus for dealing with natural aging of a memory according to the present application, where the apparatus can be used for a device with a memory, such as a network device. The apparatus may include:
a memory obtaining unit 601, configured to obtain a target memory area.
A first screening unit 602, configured to group the target memory regions according to a preset rule, and record time consumed for reading and writing the same data amount in each group of memories respectively; and eliminating the memory groups which consume more time than a specified limit from the target memory area.
A second screening unit 603, configured to perform data writing and reading operations on the target memory region, and mark a memory region with inconsistent reading and writing; and eliminating the memory area with inconsistent reading and writing from the target memory area.
A memory transfer unit 604, configured to transfer the target memory region to an operating system.
For example, in this embodiment or some other embodiments of the present invention, the device starts running after the BootLoader initializes the memory.
For example, in this embodiment or some other embodiments of the present invention, the memory obtaining unit is specifically configured to:
acquiring memory resources of the equipment and a memory which is currently used; determining an idle memory according to the memory resource and the currently used memory; and taking the free memory as the target memory area.
In this embodiment or some other embodiments of the present invention, the first screening unit specifically includes:
the grouping subunit is used for grouping the target memory areas according to a preset rule;
the timing subunit is used for respectively recording the time consumed by reading and writing the same data volume in each group of memories;
the sequencing subunit is used for sequencing the consumed time of each memory group according to the size sequence;
the calculating subunit is used for calculating the average value of the consumed time of the rest groups after the group with the maximum and minimum consumed time is eliminated;
and the first screening subunit is used for eliminating the memory groups which consume more time than the specified limit of the average value.
In this embodiment or some other embodiments of the present invention, when the apparatus has a plurality of CPUs, the second screening unit specifically includes:
the memory allocation subunit is used for averagely allocating the target memory area to each CPU;
the pressure testing subunit is used for driving the CPUs to simultaneously carry out data writing and reading operations on the respectively allocated memories;
and the second screening subunit is used for marking the memory areas with inconsistent reading and writing and removing the memory areas with inconsistent reading and writing from the target memory area.
The implementation process of the functions and actions of each unit in the above device is specifically described in the implementation process of the corresponding step in the above method, and is not described herein again.
For the device embodiments, since they substantially correspond to the method embodiments, reference may be made to the partial description of the method embodiments for relevant points. The above-described embodiments of the apparatus are merely illustrative, and the units described as separate parts may or may not be physically separate, and parts displayed as units may or may not be physical units, may be located in one place, or may be distributed on a plurality of network units. Some or all of the modules can be selected according to actual needs to achieve the purpose of the scheme of the application. One of ordinary skill in the art can understand and implement it without inventive effort.
In this embodiment, the problematic memory areas are eliminated by two rounds of screening: firstly detecting the memory read-write performance, namely traversing the memory interval, marking the memory area with poor read-write performance, removing the memory area from the memory interval, then detecting whether the memory is stable, namely traversing the memory interval after the previous round of processing again, marking the memory area with unstable read-write and removing the memory area. The memory area obtained after two rounds of traversal is the memory optimized by the scheme, and the part of the memory is transmitted to the operating system, so that the memory used by the operating system is high-speed and stable, the problem of the memory device caused by aging of the individual memory area is avoided, the normal working time of the memory device is prolonged, the service life of equipment is prolonged, and the maintenance cost caused by the problem of the memory of the equipment is reduced.
The above description is only exemplary of the present application and should not be taken as limiting the present application, as any modification, equivalent replacement, or improvement made within the spirit and principle of the present application should be included in the scope of protection of the present application.
Claims (8)
1. A method for dealing with the natural aging of a memory is characterized in that the method is used for equipment provided with the memory and is carried out after the memory is initialized under a BootLoader, and the method comprises the following steps:
acquiring a target memory area;
grouping the target memory areas according to a preset rule, and respectively recording the time consumed for reading and writing the same data volume in each group of memories;
removing memory groups with time consumption exceeding a specified limit from the target memory area;
performing data writing and reading operations on the target memory area, and marking the memory area with inconsistent reading and writing;
removing the memory areas with inconsistent reading and writing from the target memory area;
and transmitting the target memory area to an operating system.
2. The method of claim 1, wherein obtaining a target memory region comprises:
acquiring memory resources of the equipment and a memory which is currently used;
determining an idle memory according to the memory resource and the currently used memory;
and taking the free memory as the target memory area.
3. The method of claim 1, wherein culling memory packets from the target memory region that take more than a specified limit comprises:
arranging the consumed time of each memory group according to the size sequence;
excluding the most and least time consuming groups;
calculating the average value of the consumed time of the rest groups;
and eliminating memory packets which consume time beyond the specified limit of the average value.
4. The method of claim 1, wherein when the device has multiple CPUs, performing write and read data operations on the target memory region comprises:
averagely distributing the target memory area to each CPU;
and driving the CPUs to simultaneously carry out data writing and reading operations on the respectively allocated memories.
5. The utility model provides a reply memory natural aging's device, its characterized in that, the device is used for installing the equipment of memory, the device starts the operation after the memory is initialized under BootLoader, the device includes:
the memory acquisition unit is used for acquiring a target memory area;
the first screening unit is used for grouping the target memory areas according to a preset rule and respectively recording the time consumed by reading and writing the same data volume in each group of memories; removing memory groups with time consumption exceeding a specified limit from the target memory area;
the second screening unit is used for performing data writing and reading operations on the target memory area and marking the memory areas with inconsistent reading and writing; removing the memory areas with inconsistent reading and writing from the target memory area;
and the memory transfer unit is used for transferring the target memory area to an operating system.
6. The apparatus of claim 5, wherein the memory fetch unit is specifically configured to:
acquiring memory resources of the equipment and a memory which is currently used; determining an idle memory according to the memory resource and the currently used memory; and taking the free memory as the target memory area.
7. The apparatus according to claim 5, wherein the first screening unit specifically comprises:
the grouping subunit is used for grouping the target memory areas according to a preset rule;
the timing subunit is used for respectively recording the time consumed by reading and writing the same data volume in each group of memories;
the sequencing subunit is used for sequencing the consumed time of each memory group according to the size sequence;
the calculating subunit is used for calculating the average value of the consumed time of the rest groups after the group with the maximum and minimum consumed time is eliminated;
and the first screening subunit is used for eliminating the memory groups which consume more time than the specified limit of the average value.
8. The apparatus according to claim 5, wherein when the device has a plurality of CPUs, the second filtering unit specifically includes:
the memory allocation subunit is used for averagely allocating the target memory area to each CPU;
the pressure testing subunit is used for driving the CPUs to simultaneously carry out data writing and reading operations on the respectively allocated memories;
and the second screening subunit is used for marking the memory areas with inconsistent reading and writing and removing the memory areas with inconsistent reading and writing from the target memory area.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811626420.5A CN109614056B (en) | 2018-12-28 | 2018-12-28 | Method and device for coping with natural aging of memory |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811626420.5A CN109614056B (en) | 2018-12-28 | 2018-12-28 | Method and device for coping with natural aging of memory |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109614056A CN109614056A (en) | 2019-04-12 |
| CN109614056B true CN109614056B (en) | 2021-11-23 |
Family
ID=66013076
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201811626420.5A Active CN109614056B (en) | 2018-12-28 | 2018-12-28 | Method and device for coping with natural aging of memory |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109614056B (en) |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101661436A (en) * | 2009-09-30 | 2010-03-03 | 中兴通讯股份有限公司 | Dynamic allocation method and device of embedded system memory |
| CN101763279A (en) * | 2010-01-15 | 2010-06-30 | 上海维宏电子科技有限公司 | BootLoader architectural design method |
| FR2946787A1 (en) * | 2009-06-16 | 2010-12-17 | St Microelectronics Rousset | METHOD FOR DETECTING ATTACK BY FAULT INJECTION OF A MEMORY DEVICE, AND CORRESPONDING MEMORY DEVICE |
| US7971199B1 (en) * | 2004-05-03 | 2011-06-28 | Hewlett-Packard Development Company, L.P. | Mobile device with a self-updating update agent in a wireless network |
| CN104166561A (en) * | 2014-07-25 | 2014-11-26 | 深圳市江波龙电子有限公司 | Electronic device system start method and electronic device |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103116548A (en) * | 2012-12-07 | 2013-05-22 | 大连奥林匹克电子城咨信商行 | Memory management system |
| CN104391753B (en) * | 2014-12-16 | 2017-12-05 | 浪潮电子信息产业股份有限公司 | A kind of server master board memory system failure-free operation method |
| CN105975377B (en) * | 2016-04-29 | 2018-05-25 | 浪潮电子信息产业股份有限公司 | A kind of method and device for monitoring memory |
| CN106055444A (en) * | 2016-06-07 | 2016-10-26 | 浪潮电子信息产业股份有限公司 | Memory test method in aging test |
| CN107943604B (en) * | 2017-10-18 | 2021-04-27 | 北京全路通信信号研究设计院集团有限公司 | Secure computer memory self-checking method and device for real-time operating system |
-
2018
- 2018-12-28 CN CN201811626420.5A patent/CN109614056B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7971199B1 (en) * | 2004-05-03 | 2011-06-28 | Hewlett-Packard Development Company, L.P. | Mobile device with a self-updating update agent in a wireless network |
| FR2946787A1 (en) * | 2009-06-16 | 2010-12-17 | St Microelectronics Rousset | METHOD FOR DETECTING ATTACK BY FAULT INJECTION OF A MEMORY DEVICE, AND CORRESPONDING MEMORY DEVICE |
| CN101661436A (en) * | 2009-09-30 | 2010-03-03 | 中兴通讯股份有限公司 | Dynamic allocation method and device of embedded system memory |
| CN101763279A (en) * | 2010-01-15 | 2010-06-30 | 上海维宏电子科技有限公司 | BootLoader architectural design method |
| CN104166561A (en) * | 2014-07-25 | 2014-11-26 | 深圳市江波龙电子有限公司 | Electronic device system start method and electronic device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN109614056A (en) | 2019-04-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101369247B (en) | Method for creating a memory defect map and optimizing performance using the memory defect map | |
| CN108959526B (en) | Log management method and log management device | |
| CN110413521B (en) | Write-crossing detection method and device for heap memory | |
| CN107783908B (en) | Linux kernel memory leakage detection method | |
| CN102681940A (en) | Method for carrying out performance test on memory management subsystem of Linux operation system | |
| CN113867645B (en) | Data migration and data reading and writing method and device, computer equipment and storage medium | |
| CN110673789B (en) | Metadata storage management method, device, equipment and storage medium of solid state disk | |
| JP2008276763A (en) | Memory error detection method | |
| JP2013033412A (en) | Memory management method, program, and system | |
| CN109144872A (en) | Detection method, device, terminal device and the readable storage medium storing program for executing of memory overflow | |
| CN109753378A (en) | A kind of partition method of memory failure, device, system and readable storage medium storing program for executing | |
| US9063868B2 (en) | Virtual computer system, area management method, and program | |
| CN112988332A (en) | Virtual machine live migration prediction method and system and computer readable storage medium | |
| CN109614056B (en) | Method and device for coping with natural aging of memory | |
| CN114385089A (en) | Cross addressing-based dynamic bank storage method and device and electronic equipment | |
| CN109002348B (en) | Load balancing method and device in virtualization system | |
| CN111143238B (en) | Data erasing method and system based on eFlash memory chip | |
| CN110618872B (en) | Hybrid memory dynamic scheduling method and system | |
| WO2017045500A1 (en) | Storage array management method and apparatus | |
| CN112395145A (en) | Method and device for testing system stability | |
| US20070011487A1 (en) | Method and infrastructure for recognition of the resources of a defective hardware unit | |
| CN115858172A (en) | Processor instruction execution statistical method and device and processor system | |
| CN115480973A (en) | Server performance test method, device and medium | |
| US8819494B2 (en) | Automatically changing parts in response to tests | |
| CN115269289A (en) | Slow disk detection method and device, electronic equipment and storage medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |