CN109560085A - Display panel and display module - Google Patents
Display panel and display module Download PDFInfo
- Publication number
- CN109560085A CN109560085A CN201811504062.0A CN201811504062A CN109560085A CN 109560085 A CN109560085 A CN 109560085A CN 201811504062 A CN201811504062 A CN 201811504062A CN 109560085 A CN109560085 A CN 109560085A
- Authority
- CN
- China
- Prior art keywords
- layer
- display panel
- display
- display area
- buckled zone
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1248—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition or shape of the interlayer dielectric specially adapted to the circuit arrangement
Abstract
This application provides a kind of display panel and display module, the display panel includes display area；Non-display area positioned at the display area periphery, the non-display area includes buckled zone；Metal routing is located at the buckled zone；Protective layer, including being located at the first part of the display area and positioned at the second part of the buckled zone, the second part is located between organic filled layer in the metal routing and the buckled zone.The application is by being arranged protective layer between the metal routing in organic filled layer of buckled zone and on organic filled layer; generated high temperature when the metal routing molding on organic filled layer is avoided, makes the flexible material in organic filled layer that irreversible variation occur.In addition, protective layer prevents contact of the acid solution with flexible material in cleaning process, the flexible material of buckled zone is protected, improves the yield of display panel.
Description
Technical field
This application involves display field, in particular to a kind of display panel and display module.
Background technique
With the development of display industry technology, user requires the design of display panel higher and higher therefore flexible
The design of display panel is more and more important.
Display panel in the prior art includes buckled zone, and the buckled zone is provided with organic filled layer and is located at described
Metal routing on organic filled layer.The metal material of the metal routing generally use titanium aluminium titanium (Titanium, metallic aluminium and
Titanium is stacked), and a large amount of heat can be discharged by forming this film layer structure, and the flexible material of buckled zone is caused to occur not
Reversible variation influences the bending property of flexible display panels.
Summary of the invention
The application provides a kind of display panel and display module, easy to solve flexible material in existing display panel buckled zone
The technical issues of damage.
To solve the above problems, technical solution provided by the present application is as follows:
The application provides a kind of display panel comprising:
Display area；
Non-display area positioned at the display area periphery, the non-display area includes buckled zone；
Metal routing is located at the buckled zone；And
Protective layer, including being located at the first part of the display area and positioned at the second part of the buckled zone, institute
It states between organic filled layer that second part is located in the metal routing and the buckled zone.
In the display panel of the application, the display panel includes substrate and the film crystalline substance on the substrate
Body tube layer；
Wherein, the tft layer includes the multilayer dielectric layer stacked gradually on the substrate and is formed in institute
State the source-drain electrode layer on multilayer dielectric layer.
In the display panel of the application, organic filled layer and the multilayer dielectric layer have lap；
The lap is located on the multilayer dielectric layer.
In the display panel of the application, the lap includes the first lap and the second lap；
It is Chong Die with the multilayer dielectric layer described to be formed close to the side of organic filled layer of the display area
The side of first lap, organic filled layer far from the display area is Chong Die with the multilayer dielectric layer to be formed
Second lap.
In the display panel of the application, the multilayer dielectric layer include the first gate insulation layer, be located at the first grid it is exhausted
The second gate insulation layer in edge layer and on second gate insulation layer between insulating layer；
The protective layer and it is described between insulating layer same layer be arranged.
In the display panel of the application, the first part and the second part same layer are arranged.
In the display panel of the application, the thicknesses of layers of the protective layer is 90 nanometers to 110 nanometers.
In the display panel of the application, the protective layer is inorganic film.
In the display panel of the application, the metal routing is arranged with the source-drain electrode layer same layer is located at.
The application also proposed a kind of display module, the display module include touch control layer, polarizing layer, cover layer and on
State display panel；
Wherein, the touch control layer, the polarizing layer and the cover layer are set on the display panel.
The utility model has the advantages that the application by organic filled layer in buckled zone and the metal routing that is located on organic filled layer it
Between protective layer is set, generated high temperature when avoiding the metal routing molding on organic filled layer makes described organic fill out
Irreversible variation occurs for the flexible material filled in layer.In addition, protective layer prevents connecing for acid solution and flexible material in cleaning process
Touching, protects the flexible material of buckled zone, improves the yield of display panel.
Detailed description of the invention
It, below will be to embodiment or the prior art in order to illustrate more clearly of embodiment or technical solution in the prior art
Attached drawing needed in description is briefly described, it should be apparent that, the accompanying drawings in the following description is only some of invention
Embodiment for those of ordinary skill in the art without creative efforts, can also be attached according to these
Figure obtains other attached drawings.
Fig. 1 is the film layer structure figure of one display panel of the embodiment of the present application；
Fig. 2 is the film layer structure figure of two display panel of the embodiment of the present application.
Specific embodiment
The explanation of following embodiment is referred to the additional illustration, the particular implementation that can be used to implement to illustrate the application
Example.The direction term that the application is previously mentioned, such as [on], [under], [preceding], [rear], [left side], [right side], [interior], [outer], [side]
Deng being only the direction with reference to annexed drawings.Therefore, the direction term used be to illustrate and understand the application, rather than to
Limit the application.The similar unit of structure is with being given the same reference numerals in the figure.
Referring to Fig. 1, Fig. 1 is the film layer structure figure of one display panel of the embodiment of the present application.
The display panel 100 includes the display area A and non-display area B positioned at the periphery display area A.Institute
Stating non-display area B includes buckled zone C.
The display panel 100 further includes the metal routing 113 for being set to the buckled zone C.
The display panel includes substrate 101 and the tft layer 10 on the substrate 101.It is described thin
Film transistor layer 10 includes the multilayer dielectric layer stacked gradually on the substrate 101 and is formed on the multilayer dielectric layer
Source-drain electrode layer 110.
The tft layer 10 includes etch stop layer type, back channel etch type, top-gate thin-film transistors type and bottom
Gate thin-film transistors type structure, specific there is no limit.
The present embodiment is illustrated by taking top-gate thin-film transistors type as an example.
Referring to Fig. 1, the tft layer 10 include buffer layer 102, active layer 103, the first gate insulation layer 104,
First grid layer 105, the second gate insulation layer 106, second grid layer 107, insulating layer 108, source-drain electrode layer 110 and flatness layer
111.In the present embodiment, the multilayer dielectric layer includes the first gate insulation layer 104, the second gate insulation layer 106 and insulating layer
108。
The substrate 101 can be one of glass substrate, quartz base plate, resin substrate etc..The substrate 101 can also
Think that flexible base board, the material of the substrate 101 can be Kapton.
In one embodiment, the substrate 101 may be, but is not limited to using Double-layer flexible substrate, two sheets of flexible substrate
Between the inorganic films (not shown) such as silica is set.
The buffer layer 102 is formed on the substrate 101, is mainly used for buffering pressure and resistance between film layer structure
Every outside water oxygen.
In one embodiment, the thicknesses of layers of the buffer layer 102 is 500 nanometers.
In one embodiment, the material of the buffer layer 102 can be in silicon nitride, silica or silicon oxynitride etc.
One of or both composition.
The active layer 103 is formed on the buffer layer 102, and the active layer 103 includes the doping through ion doping
Area 1031, the source-drain electrode layer 110 are electrically connected by the first via hole 109 with the doped region 1031 in the active layer 103.
First gate insulation layer 104 is formed on the active layer 103.
In one embodiment, the thicknesses of layers of first gate insulation layer 104 can be but be not limited to 100 nanometers.
The first grid layer 105 is formed on first gate insulation layer 104.
In one embodiment, the metal material of the first grid layer 105 can close for molybdenum, aluminium, alumel, molybdenum tungsten
The metals such as gold, chromium or copper, also can be used the composition of above-mentioned several metal materials.
Second gate insulation layer 106 is formed on the first grid layer 105.
In one embodiment, the material phase of the material of second gate insulation layer 106 and first gate insulation layer 104
Together.
In one embodiment, the thicknesses of layers of first gate insulation layer 104 can be but be not limited to 120 nanometers.
The second grid layer 107 is formed on second gate insulation layer 106, the material of the second grid layer 107
It is identical with the first grid layer 105.The second grid layer 107 only as storage capacitors in tft layer 10 one
A electrode, it is different from the function of the first grid layer 105.
In one embodiment, the metal material of the first grid layer 105 and the second grid layer 107 can be
Molybdenum.
Described insulating layer 108 is formed on the second grid layer 107.
In one embodiment, the thickness of insulating layer 108 can be but be not limited to 500nm between described.
In one embodiment, the material of insulating layer 108 is identical with the material of first gate insulation layer 104 between described.
The source-drain electrode layer 110 be formed in it is described between on insulating layer 108.The source-drain electrode layer 110 passes through first mistake
Hole 109 is electrically connected with the doped region 1031 of the active layer 103.
The metal material of the source-drain electrode layer 110 can close for molybdenum, aluminium, alumel, molybdenum and tungsten alloy, chromium, copper or titanium aluminium
One of metals such as gold or more than one composition.
In one embodiment, the metal material of the source-drain electrode layer 110 can be titanium-aluminium alloy.
The flatness layer 111 is formed on the source-drain electrode layer 110.
Referring to Fig. 1, the non-display area B includes buckled zone C.The buckled zone C includes substrate 101, positioned at described
Organic filled layer 112 on substrate 101 and the metal routing 113 on organic filled layer 112.The gold
Belong to cabling 113 and 110 same layer of source-drain electrode layer is arranged, is formed in light shield technique with along with.
In one embodiment, organic filled layer 112 is filled with flexible material.The flexible material can use and base
The identical Kapton of plate 101, increases the flexibility of the display panel 100.
Referring to Fig. 1, organic filled layer 112 has lap, the lap with the multilayer dielectric layer
On the multilayer dielectric layer.The lap includes the first lap 301 and the second lap 302.Close to institute
The side for stating organic filled layer 112 of display area A is Chong Die with the multilayer dielectric layer to form first overlapping portion
Divide 301, the side of organic filled layer 112 far from the display area A is Chong Die with the multilayer dielectric layer to be formed
State the second lap 302.
In one embodiment, organic filled layer 112 is formed in the buckled zone C by etch process.In shape
After insulating layer 108 between described, buffer layer 102, the first gate insulation layer 104, the second gate insulation layer in the buckled zone C are removed
106 and insulating layer 108, form groove, and in the groove filling flexible material to form organic filled layer 112.
In one embodiment, organic filled layer is inclined to display area A and binding area's (not shown) with one
The gradient further increases the shared ratio of organic filled layer, improves the flexibility of the display panel.
Referring to Fig. 1, the display panel 100 further includes protective layer 114.
The protective layer 114 includes positioned at the first part 1141 of the display area and positioned at the buckled zone C
Second part 1142, the second part 1142 are located at organic filled layer in the metal routing 113 and buckled zone C
Between 112.
In one embodiment, the first part 1141 is arranged with 1142 same layer of second part.
In one embodiment, the protective layer 114 can only include the second part positioned at the buckled zone C
1142, cover organic filled layer 112.Alternatively, refering to fig. 1, the protective layer 114 can be located at it is described between insulating layer 108
Between the source-drain electrode layer 110.
In one embodiment, the material of the protective layer 114 is inorganic film.
In one embodiment, the material of the protective layer 114 can be at least one of silica, silicon nitride etc..
In one embodiment, the thicknesses of layers of the protective layer 114 can be 90 nanometers to 110 nanometers.
Since the flexible material in organic filled layer 112 is organic material, the process warm of the protective layer 114 is formed
Spend the critical value not above the organic material.
In one embodiment, the application forms the protective layer 114, the protective layer 114 using film formation at low temp technique
It may be, but is not limited to cover the entire display panel 100.
Due to the presence of the protective layer 114, hydrogen fluorine used in 113 etching technics of metal routing is not only avoided
Corrosion of the acid to organic filled layer 112, and when avoiding the metal routing 113 film forming the high temperature energy that discharges to having
The irreversible change of machine filled layer 112.Therefore, the present embodiment not only relieves limitation of organic filled layer to flexible material, and
And the film forming success rate of the metal routing 113 is further improved, save cost.
Referring to Fig. 2, Fig. 2 is the film layer structure figure of two display panel of the embodiment of the present application.
The present embodiment is the same as example 1 or similar, the difference is that:
In one embodiment, the protective layer 214 can be the source-drain electrode layer 210 close in the multilayer dielectric layer
In between insulating layer 208.
In the display area A of the display panel 200, the display panel 200 includes substrate 201, is located at the base
Multilayer dielectric layer on plate 201 and the source-drain electrode layer 210 on the multilayer dielectric layer.The multilayer dielectric layer includes the
One gate insulation layer 204, the second gate insulation layer 206 and insulating layer 208.
Referring to Fig. 2, organic filled layer 212 is formed in the buckled zone C by etch process.Described in formation
After second gate insulation layer 206, buffer layer 202, the first gate insulation layer 204, the second gate insulation layer in the buckled zone C are removed
206, formed groove, and in the groove filling flexible material to form organic filled layer 112.
Finally, formed on second gate insulation layer 206 it is described between insulating layer 208, using insulating layer 208 between described as
Protective layer 214 in the present embodiment.
Similar with embodiment one, organic filled layer 212 can form lap with second gate insulation layer 206
(not shown), the present embodiment is without specifically introducing.
In one embodiment, in order to guarantee the flexibility of the display panel 200, organic filled layer of the buckled zone C
212 thickness is as big as possible.Therefore, the thickness of organic filled layer 212 in the present embodiment is greater than buffer layer 202, first
The sum of the thickness of gate insulation layer 204 and the second gate insulation layer 206.The spacing of organic filled layer 212 and the substrate 201 can
To be greater than the spacing of second gate insulation layer 206 and the substrate 201.
It is similar to embodiment one, since the flexible material in organic filled layer 212 is organic material, it is located at institute
State critical value of the technological temperature not above the organic material of the protective layer 214 on organic filled layer 212.The application is using low
Warm film-forming process forms the protective layer 214 (insulating layer 208 between described in i.e.)；
Compared with specific embodiment one, embodiment two saves one of light shield, forms the guarantor using film formation at low temp technique
Sheath 214.Due to the presence of the protective layer 214, hydrogen fluorine used in 213 etching technics of metal routing is not only avoided
Corrosion of the acid to organic filled layer 212, and when avoiding the metal routing 213 film forming the high temperature energy that discharges to having
The irreversible change of machine filled layer 212.
According to further aspect of the application, a kind of display module is additionally provided, the display module includes the display
Panel further includes the touch control layer set gradually on said display panel, polarizing layer and cover layer.
According to the another aspect of the application, a kind of electronic device is additionally provided, the electronic device includes the display
Mould group；The electronic device includes but is not limited to mobile phone, tablet computer, computer display, game machine, television set, display
Screen, wearable device and other living electric apparatus or household electrical appliance having a display function etc..
The working principle of the working principle of the display module, the working principle of the electronic device and the display panel
Similar, the working principle of the working principle of the display module and the electronic device can specifically refer to the display panel
Working principle.
This application provides a kind of display panel and display module, the display panel includes the gold positioned at the buckled zone
Belong to cabling and protective layer；The protective layer is located between the metal routing and organic filled layer in the buckled zone.
The application is avoided by the way that protective layer is arranged between the metal routing in organic filled layer of buckled zone and on organic filled layer
Generated high temperature, sends out the flexible material in organic filled layer when metal routing molding on organic filled layer
Raw irreversible variation.In addition, protective layer prevents contact of the acid solution with flexible material in cleaning process, the soft of buckled zone is protected
Property material, improves the yield of display panel.
Although above preferred embodiment is not to limit in conclusion the application is disclosed above with preferred embodiment
The application processed, those skilled in the art are not departing from spirit and scope, can make various changes and profit
Decorations, therefore the protection scope of the application subjects to the scope of the claims.
Claims (10)
1. a kind of display panel characterized by comprising
Display area；
Non-display area positioned at the display area periphery, the non-display area includes buckled zone；
Metal routing is located at the buckled zone；And
Protective layer, including being located at the first part of the display area and positioned at the second part of the buckled zone, described the
Two parts are located between organic filled layer in the metal routing and the buckled zone.
2. display panel according to claim 1, which is characterized in that the display panel include substrate and be located at institute
State the tft layer on substrate；
Wherein, the tft layer includes the multilayer dielectric layer stacked gradually on the substrate and is located at described more
Source-drain electrode layer on layer insulating.
3. display panel according to claim 2, which is characterized in that organic filled layer and the multilayer dielectric layer have
There is lap；
The lap is located on the multilayer dielectric layer.
4. display panel according to claim 3, which is characterized in that the lap includes the first lap and the
Two laps；
Side close to organic filled layer of the display area is Chong Die with the multilayer dielectric layer to form described first
Lap, the side of organic filled layer far from the display area are Chong Die with the multilayer dielectric layer described to be formed
Second lap.
5. display panel according to claim 2, which is characterized in that the multilayer dielectric layer include the first gate insulation layer,
The second gate insulation layer on first gate insulation layer and on second gate insulation layer between insulating layer；
The protective layer and it is described between insulating layer same layer be arranged.
6. display panel according to claim 1, which is characterized in that the first part sets with the second part same layer
It sets.
7. display panel according to claim 1, which is characterized in that the thicknesses of layers of the protective layer be 90 nanometers extremely
110 nanometers.
8. display panel according to claim 1, which is characterized in that the protective layer is inorganic film.
9. display panel according to claim 1, which is characterized in that the metal routing be located at the source-drain electrode layer it is same
Layer setting.
10. a kind of display module, which is characterized in that the display module includes touch control layer, polarizing layer, cover layer and such as right
It is required that 1~9 described in any item display panels；
Wherein, the touch control layer, the polarizing layer and the cover layer are set on the display panel.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811504062.0A CN109560085A (en) | 2018-12-10 | 2018-12-10 | Display panel and display module |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811504062.0A CN109560085A (en) | 2018-12-10 | 2018-12-10 | Display panel and display module |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN109560085A true CN109560085A (en) | 2019-04-02 |
Family
ID=65869391
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201811504062.0A Pending CN109560085A (en) | 2018-12-10 | 2018-12-10 | Display panel and display module |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109560085A (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110416227A (en) * | 2019-07-30 | 2019-11-05 | 京东方科技集团股份有限公司 | Display base plate and preparation method thereof, display device |
| WO2020232827A1 (en) * | 2019-05-20 | 2020-11-26 | 武汉华星光电半导体显示技术有限公司 | Display panel and manufacturing method thereof, and display device |
| CN114171538A (en) * | 2021-12-07 | 2022-03-11 | 深圳市华星光电半导体显示技术有限公司 | Display panel, display device and manufacturing method of display panel |
Citations (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101364631A (en) * | 2008-09-25 | 2009-02-11 | 上海蓝光科技有限公司 | Nonpolar GaN film and growth method thereof |
| CN101510563A (en) * | 2009-04-03 | 2009-08-19 | 清华大学 | Flexible thin-film transistor and preparation method thereof |
| CN101509145A (en) * | 2009-02-24 | 2009-08-19 | 上海蓝光科技有限公司 | Method for growing nonpolar a face GaN film on lithium aluminate substrate |
| CN101924139A (en) * | 2010-06-25 | 2010-12-22 | 北京大学 | Strain channel field-effect transistor and preparation method thereof |
| CN102054762A (en) * | 2009-11-10 | 2011-05-11 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor structure and method for forming dual-damascene structure |
| CN102664154A (en) * | 2012-05-21 | 2012-09-12 | 上海交通大学 | Packaging method for metal oxide semiconductor thin-film transistor |
| CN102714208A (en) * | 2010-01-15 | 2012-10-03 | 株式会社半导体能源研究所 | Semiconductor device |
| CN103681690A (en) * | 2012-09-06 | 2014-03-26 | 三星显示有限公司 | Thin film transistor substrate and method of manufacturing the same |
| CN103840075A (en) * | 2012-11-27 | 2014-06-04 | 中国科学院微电子研究所 | Miniature piezoelectric vibration energy collector and manufacturing method thereof |
| CN104319330A (en) * | 2014-10-17 | 2015-01-28 | 厦门乾照光电股份有限公司 | Method for growing LED epitaxial structure with high-quality InGaN/GaN active layer |
| CN106972030A (en) * | 2017-03-30 | 2017-07-21 | 京东方科技集团股份有限公司 | A kind of preparation method of flexible display panels, display device and flexible display panels |
| CN106981520A (en) * | 2017-04-12 | 2017-07-25 | 京东方科技集团股份有限公司 | Thin film transistor (TFT) and preparation method thereof, array base palte and display device |
| CN107564966A (en) * | 2017-08-07 | 2018-01-09 | 武汉华星光电半导体显示技术有限公司 | The manufacture method of thin film transistor (TFT) and thin film transistor (TFT), liquid crystal display panel |
| CN108598173A (en) * | 2015-12-24 | 2018-09-28 | 友达光电股份有限公司 | Pixel structure, manufacturing method thereof and thin film transistor |
| CN108701719A (en) * | 2016-02-22 | 2018-10-23 | 夏普株式会社 | The manufacturing method of semiconductor device and semiconductor device |
-
2018
- 2018-12-10 CN CN201811504062.0A patent/CN109560085A/en active Pending
Patent Citations (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101364631A (en) * | 2008-09-25 | 2009-02-11 | 上海蓝光科技有限公司 | Nonpolar GaN film and growth method thereof |
| CN101509145A (en) * | 2009-02-24 | 2009-08-19 | 上海蓝光科技有限公司 | Method for growing nonpolar a face GaN film on lithium aluminate substrate |
| CN101510563A (en) * | 2009-04-03 | 2009-08-19 | 清华大学 | Flexible thin-film transistor and preparation method thereof |
| CN102054762A (en) * | 2009-11-10 | 2011-05-11 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor structure and method for forming dual-damascene structure |
| CN102714208A (en) * | 2010-01-15 | 2012-10-03 | 株式会社半导体能源研究所 | Semiconductor device |
| CN101924139A (en) * | 2010-06-25 | 2010-12-22 | 北京大学 | Strain channel field-effect transistor and preparation method thereof |
| CN102664154A (en) * | 2012-05-21 | 2012-09-12 | 上海交通大学 | Packaging method for metal oxide semiconductor thin-film transistor |
| CN103681690A (en) * | 2012-09-06 | 2014-03-26 | 三星显示有限公司 | Thin film transistor substrate and method of manufacturing the same |
| CN103840075A (en) * | 2012-11-27 | 2014-06-04 | 中国科学院微电子研究所 | Miniature piezoelectric vibration energy collector and manufacturing method thereof |
| CN104319330A (en) * | 2014-10-17 | 2015-01-28 | 厦门乾照光电股份有限公司 | Method for growing LED epitaxial structure with high-quality InGaN/GaN active layer |
| CN108598173A (en) * | 2015-12-24 | 2018-09-28 | 友达光电股份有限公司 | Pixel structure, manufacturing method thereof and thin film transistor |
| CN108701719A (en) * | 2016-02-22 | 2018-10-23 | 夏普株式会社 | The manufacturing method of semiconductor device and semiconductor device |
| CN106972030A (en) * | 2017-03-30 | 2017-07-21 | 京东方科技集团股份有限公司 | A kind of preparation method of flexible display panels, display device and flexible display panels |
| CN106981520A (en) * | 2017-04-12 | 2017-07-25 | 京东方科技集团股份有限公司 | Thin film transistor (TFT) and preparation method thereof, array base palte and display device |
| CN107564966A (en) * | 2017-08-07 | 2018-01-09 | 武汉华星光电半导体显示技术有限公司 | The manufacture method of thin film transistor (TFT) and thin film transistor (TFT), liquid crystal display panel |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2020232827A1 (en) * | 2019-05-20 | 2020-11-26 | 武汉华星光电半导体显示技术有限公司 | Display panel and manufacturing method thereof, and display device |
| CN110416227A (en) * | 2019-07-30 | 2019-11-05 | 京东方科技集团股份有限公司 | Display base plate and preparation method thereof, display device |
| CN114171538A (en) * | 2021-12-07 | 2022-03-11 | 深圳市华星光电半导体显示技术有限公司 | Display panel, display device and manufacturing method of display panel |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109560085A (en) | Display panel and display module | |
| CN104637952B (en) | Array base palte and its manufacture method | |
| CN108022935B (en) | Display device | |
| US10394098B2 (en) | Conductive pattern structure and its array substrate and display device | |
| US8962404B2 (en) | Method for manufacturing fan-out lines on array substrate | |
| CN103474437B (en) | A kind of array base palte and preparation method thereof and display unit | |
| CN101131495A (en) | Manufacturing of flexible display device panel | |
| WO2017124686A1 (en) | Tft array substrate structure and manufacturing method thereof | |
| US20210408068A1 (en) | Array substrate, method of manufacturing same, and display device | |
| EP3089214B1 (en) | Array substrate and manufacturing method thereof, and display device | |
| TWI388014B (en) | Method of manufacturing thin film transistor | |
| CN104779302A (en) | Thin film transistor and manufacturing method, array substrate and display device thereof | |
| CN104952932A (en) | Thin-film transistor, array substrate, manufacturing method of thin-film transistor, manufacturing method of array substrate, and display device | |
| JP7023832B2 (en) | Flexible panel manufacturing method, flexible panel and display device | |
| KR20080107990A (en) | Thin film transistor and method of manufacturing the same | |
| TWI236557B (en) | TFT LCD and method of making the same | |
| US9899534B2 (en) | Thin-film transistor and method for forming the same | |
| US20170003529A1 (en) | Array substrate, method for manufacturing the same and liquid crystal display device | |
| US20150303306A1 (en) | Thin film transistor and method for manufacturing the same, array substrate, display device | |
| CN110047847A (en) | Display panel | |
| EP3001460B1 (en) | Thin film transistor and preparation method therefor, display substrate, and display apparatus | |
| US20160181290A1 (en) | Thin film transistor and fabricating method thereof, and display device | |
| EP3627543B1 (en) | Method for manufacturing tft substrate | |
| CN103400802B (en) | Array base palte and preparation method thereof and display unit | |
| CN106575062A (en) | Active matrix substrate and method for producing same |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20190402 |