CN109546999A - A kind of programmable USB current limiting switch - Google Patents

A kind of programmable USB current limiting switch Download PDF

Info

Publication number
CN109546999A
CN109546999A CN201811435638.2A CN201811435638A CN109546999A CN 109546999 A CN109546999 A CN 109546999A CN 201811435638 A CN201811435638 A CN 201811435638A CN 109546999 A CN109546999 A CN 109546999A
Authority
CN
China
Prior art keywords
current
triode
amplifier
pipe
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201811435638.2A
Other languages
Chinese (zh)
Other versions
CN109546999B (en
Inventor
张丹
王沦
荆洲
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CETC 4 Research Institute
Original Assignee
CETC 4 Research Institute
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CETC 4 Research Institute filed Critical CETC 4 Research Institute
Priority to CN201811435638.2A priority Critical patent/CN109546999B/en
Publication of CN109546999A publication Critical patent/CN109546999A/en
Application granted granted Critical
Publication of CN109546999B publication Critical patent/CN109546999B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K17/00Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/04Modifications for accelerating switching
    • H03K17/0406Modifications for accelerating switching in composite switches
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4063Device-to-bus coupling
    • G06F13/4068Electrical coupling
    • G06F13/4081Live connection to bus, e.g. hot-plugging
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K17/00Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/51Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
    • H03K17/56Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
    • H03K17/567Circuits characterised by the use of more than one type of semiconductor device, e.g. BIMOS, composite devices such as IGBT

Abstract

The present invention relates to a kind of programmable USB current limiting switches, it include: that the positive input of reproducible amplifier is connected to the drain electrode of output power pipe Mp1, negative input is connected to the drain electrode of output current sample pipe Mp2 and the source electrode of current sample pipe Mp3, the source electrode of current sample pipe Mp3 connects the output end of reproducible amplifier, reproducible amplifier out is returned to by the grid of current sample pipe Mp3, constitutes a circuit;The drain electrode of current sample pipe Mp3 is connected to the positive input of current limit amplifier, and the output of current limit amplifier is connected respectively to output power pipe Mp1 and exports the grid of current sample pipe Mp2, constitutes another circuit;One input terminal of the output end access logic sum gate of current limit amplifier, the grid of the output end connection open-drain output pipe Mn3 of logic sum gate, controls open-drain efferent duct Mn3.Fast response time of the present invention, conducting resistance is small, Reflector output and long service life.

Description

A kind of programmable USB current limiting switch
Technical field
The present invention relates to USB power source management domain, specifically a kind of programmable USB current limiting switch.
Background technique
With the high speed development and application extension of computer and various electronic equipments, USB is as a kind of connection and transmits number According to tool, promoted USB technology using very extensive, therefore the various performances of USB are also got growing concern for.By In the performance of USB plug and play, having warm connection function is one of technical characteristics of USB system, carries out hair when hot plug Raw instantaneous short circuit or be connected to compromised devices and generate high current when, it is necessary to usb hub and host apparatus are carried out effective Protection.Therefore, in USB power source management aspect, power protection switch needs to have current detecting and multi-protective function.
In recent years, there are many companies to propose one value of selection in two cut-off currents, answers on different devices in this way Used time just has very big limitation.
Summary of the invention
In view of the deficiencies of the prior art, the present invention provides a kind of programmable USB current limiting switch, when circuit system goes wrong When, can timely release guard signal, close system, improve the stability of circuit system.
Present invention technical solution used for the above purpose is:
A kind of programmable USB current limiting switch, comprising:
The positive input of reproducible amplifier is connected to the drain electrode of output power pipe Mp1, and negative input is connected to defeated The source electrode of the source electrode of the drain electrode of current sample pipe Mp2 and current sample pipe Mp3 out, current sample pipe Mp3 connects reproducible amplification The output end of device returns to reproducible amplifier out by the grid of current sample pipe Mp3, constitutes a circuit;
The drain electrode of current sample pipe Mp3 is connected to the positive input of current limit amplifier, and current limit amplifier is defeated It is connected respectively to output power pipe Mp1 out and exports the grid of current sample pipe Mp2, constitutes another circuit;
One input terminal of the output end access logic sum gate of current limit amplifier, the output end connection of logic sum gate are opened The grid for leaking efferent duct Mn3, controls open-drain efferent duct Mn3.
The reproducible amplifier includes:
Collapsible amplifier architecture using common base as amplifier input stage, the source electrode connection the of the first NMOS tube N1 Two resistance R1 make the second NMOS tube N2, third NMOS tube N3, the 4th NMOS tube N4 duplication first to ground, using current-mirror structure Electric current in NMOS tube N1, the source electrode of the second NMOS tube N2 connect second resistance R2 to ground, the drain electrode connection of the second NMOS tube N2 It is separately connected a resistance RIN to the 0th triode Q0, the 0th triode Q0, the first triode Q1, the second triode Q2, is utilized Current-mirror structure makes the first triode Q1, the second triode Q2 replicate the electric current in the 0th triode Q0, the first triode Q1, the Two triode Q2 connect composition accordion structure, third NMOS tube N3, the 4th with third NMOS tube N3, the 4th NMOS tube N4 respectively NMOS tube N4 is separately connected 3rd resistor R3, the 4th resistance R4 and forms electric current to ground, the first PMOS tube P1 and the second PMOS tube P2 The drain electrode of mirror structure, the second PMOS tube P2 and the 4th NMOS tube N4 is connected, as output.
The current limit amplifier includes:
Collapsible amplifier architecture using common source as amplifier input stage, third triode Q3 and the 4th triode Q4, third PMOS tube P3 and the 4th PMOS tube P4 separately constitute current-mirror structure, the 5th resistance R5 of the 4th PMOS tube P4 connection, Six resistance R6 are connected to the base stage of the 5th triode Q5, the 6th triode Q6, the 5th triode Q5, the 6th as output, output The number ratio of triode Q6 is 8: 1, and the base stage of the 5th triode Q5 passes through resistance R simultaneouslysetTo ground;The hair of 5th triode Q5 Emitter-base bandgap grading passes through the tenth resistance R10 to ground, the 5th triode by the 9th resistance R9, the tenth resistance R10 to ground, the 6th triode Q6 Q5, the 6th triode Q6 pass through respectively the 7th resistance R7, the 8th resistance R8 and with the 8th PMOS tube P8, the 7th PMOS tube P7 group At accordion structure, the 5th PMOS tube P5 and the 6th PMOS tube P6 provide electric current, the 5th PMOS tube P5 and the 6th PMOS for two-way The drain electrode of pipe P6 is separately connected the source electrode of the 8th PMOS tube P8, the 7th PMOS tube P7, and the 8th PMOS tube P8, the 7th PMOS tube P7 divide It is not connect with the drain electrode of the 6th NMOS tube N6 and the 5th NMOS tube N5, the drain electrode that the 7th PMOS tube P7 and the 5th NMOS tube N5 are connected As output, for controlling the output power pipe MP1 and output current sample pipe MP2.
The output power pipe Mp1 and current sample pipe Mp2 are the identical field-effect tube of size, and number ratio is 1080 ∶1。
Further include thermal-shutdown circuit, is connect with control circuit and with door.
Further include under-voltage protecting circuit, is connect with control circuit and with door.
The invention has the following beneficial effects and advantage:
Fast response time of the present invention, conducting resistance is small, Reflector output and long service life.
Detailed description of the invention
Fig. 1 is circuit structure block diagram;
Fig. 2 is reproducible amplifier circuit figure;
Fig. 3 is current limit amplifier circuit figure;
Fig. 4 is chip typical application circuit figure;
Fig. 5 is reference voltage simulation result schematic diagram.
Specific embodiment
The present invention is described in further detail with reference to the accompanying drawings and embodiments.
To make above-mentioned purpose of the invention, feature and a little can be more obvious and easy to understand, with reference to the accompanying drawing to the present invention Specific embodiment be described in detail.Many details are explained in the following description in order to fully understand this hair It is bright.But the present invention can be implemented in many other ways than those described herein, and those skilled in the art can not disobey Similar improvement is done in the case where back invention intension, therefore the present invention is not limited to the specific embodiments disclosed below.
It should be noted that be referred to as " being set to " another element when element, it may directly on the other element, Or there may also be elements placed in the middle.When an element is known as " connection " another element, it be can be directly connected to separately One element may be simultaneously present centering elements.It is used herein to belong to "front", "rear", "left", "right" and similar Bidding documents for illustrative purposes only, be not offered as unique embodiment.
Unless otherwise defined, all technical and scientific terms used herein and belong to technical field of the invention The normally understood meaning of technical staff is identical.It is specific that description is intended merely in the term used in the description of invention herein Embodiment purpose, it is not intended that in limitation the present invention.
It is circuit structure block diagram as shown in Figure 1.
Chip is by output p-type power tube, current sample pipe, reproducible amplifier, current limit amplifier, overheat protector electricity Road, under-voltage protecting circuit, indicating fault output endIt is formed with parts such as logic control circuits.
The positive input of reproducible amplifier is connected to the drain electrode of output power pipe Mp1, and negative input is connected to defeated The source electrode of the source electrode of the drain electrode of current sample pipe Mp2 and current sample pipe Mp3 out, current sample pipe Mp3 connects reproducible amplification The output end of device returns to reproducible amplifier out by the grid of current sample pipe Mp3, constitutes a circuit;Electric current is adopted The drain electrode of sample pipe Mp3 is connected to the positive input of current limit amplifier, and the output of current limit amplifier is connected respectively to defeated The grid of power tube Mp1 and output current sample pipe Mp2 out, constitutes another circuit;The output of current limit amplifier terminates Enter an input terminal of logic sum gate, the grid of the output end connection open-drain output pipe Mn3 of logic sum gate, to open-drain efferent duct Mn3 is controlled.
Thermal-shutdown circuit, under-voltage protecting circuit and logic control circuit can realize with custom circuit, output power pipe Mp1 It is identical as current sample pipe Mp2 size, ratio 1080: 1.The positive input of reproducible amplifier is connected to the drain electrode of Mp1, Negative input is connected to drain electrode and the source electrode of Mp3 of Mp2, and returns to reproducible amplifier out, structure by the grid of Mp3 At a circuit, the positive input of current limit amplifier, the output point of current limit amplifier are connected to by the drain electrode of Mp3 It is not connected to the grid of Mp1 and Mp2, constitutes another circuit.Its input for exporting also connection or door is to control open-drain Efferent duct Mn3.
RSETResistance can set current limit threshold point, when current-limiting circuit works, what reproducible amplifier and Mp3 pipe were constituted Negative-feedback can make A, B two o'clock voltage equal, and guarantee the electric current exact mirror image on Mp2 and Mp1, at this point, flowing through Mp2 and RSET Electric current (the I of resistanceSET) it is the 1/1080 of Mp1 electric current, the electric current for flowing through Mp1 is the current threshold point (I of settingLIMIT), it derives public Formula is as follows:
ISET=ILIMIT/1080 (1)
RSET=1.24V/ISET=1.34 × 103/ILIMT (2)
1.24V in formula (2) is the generation of benchmark potential circuit, is learnt by (2) formula, can be by adjusting RSETResistance value is come Set the current threshold point I of the circuitLIMIT, realize programmable current limitation.Pass through RSETResistance can set current limit threshold point, when When current-limiting circuit works, the negative-feedback that reproducible amplifier and metal-oxide-semiconductor are constituted can guarantee two, reproducible amplifier inputs Hold voltage equal.
When there is overcurrent or short circuit, A point voltage is lower than B point voltage, and reproducible amplifier operation is in inelastic region at this time, The feedback loop being made of current limit amplifier, current sample pipe Mp2 and Mp3 guarantees that the end SET voltage is 1.24V, at this time The electric current for flowing through sampling pipe Mp2 pipe is 1.24V/ISET, the threshold current of setting will be maintained to export by mirror image.
When current threshold point of the load current much smaller than setting, VSETValue is less than 1.24V, at this time current limit amplifier Inelastic region is worked in, exports and fully opens Mp1 pipe for low level, makes its work in linear zone, while reducing its electric conduction Resistance, at this time without Current limited Control.
When USB further interface takes electricity and overall current is caused to be more than predetermined current, it can reduce excessive electric current and incite somebody to action Output electric current maintains the current value of setting, and can meet the company of the 100mA to 500mA of self-powered usb hub output Continuous electric current.This circuit can realize 100mA to 500mA other than it can satisfy usb bus to the strict control of load current Current threshold point programmable, precision can reach 10%.
The chip functions can be made up of the current sample pipe of reproducible amplifier, current limit amplifier and its control Loop realize.According to the load condition of chip, chip loop needs are adjusted accordingly.According to load condition, circuit Working condition can be divided into underloading, load does not reach given threshold, load be setting value nearby, load be more than setting value and short This five kinds of working conditions of road, under this five kinds of working conditions, loop work is in different adjustment states, and it is dynamic to need to meet load When state changes, the stabilization of loop adjustment.
The realization of the chip functions passes through the current sample pipe structure of reproducible amplifier, current limit amplifier and its control At loop realize.According to the load condition of chip, chip loop needs are adjusted accordingly, according to load condition, circuit Working condition can be divided into underloading, load do not reach given threshold, load be setting value nearby, load be more than setting value and This short-circuit five kinds of working conditions.
It is illustrated in figure 2 reproducible amplifier circuit figure.
Collapsible amplifier architecture using common base as amplifier input stage, the source electrode connection the of the first NMOS tube N1 Two resistance R1 make the second NMOS tube N2, third NMOS tube N3, the 4th NMOS tube N4 duplication first to ground, using current-mirror structure Electric current in NMOS tube N1, the source electrode of the second NMOS tube N2 connect second resistance R2 to ground, the drain electrode connection of the second NMOS tube N2 It is separately connected a resistance RIN to the 0th triode Q0, the 0th triode Q0, the first triode Q1, the second triode Q2, is utilized Current-mirror structure makes the first triode Q1, the second triode Q2 replicate the electric current in the 0th triode Q0, the first triode Q1, the Two triode Q2 connect composition accordion structure, third NMOS tube N3, the 4th with third NMOS tube N3, the 4th NMOS tube N4 respectively NMOS tube N4 is separately connected 3rd resistor R3, the 4th resistance R4 and forms electric current to ground, the first PMOS tube P1 and the second PMOS tube P2 The drain electrode of mirror structure, the second PMOS tube P2 and the 4th NMOS tube N4 is connected, as output.
When circuit works normally, as high side current limiter, using common base as the collapsible of amplifier input stage The both end voltage of amplifier architecture, reproducible amplifier is close or equal to input supply voltage VIN.Common base structure amplifier Input stage does not have to VINIt directly biases, it is thus possible to get rid of control of the common mode input by supply voltage, work as A, B both end voltage Circuit still can work normally when close even higher than supply voltage.When loop is established, A point voltage is equal with B point voltage, N2 provides bias current for input stage, and input stage quiescent bias point is about VBEThe sum of with the overdrive voltage of N2 pipe, realizes and turn The purpose of high common mode input is moved, differential signal is further amplified by N3 and N4, and differential signal is converted to single-ended signal By VOUTEnd output.C point voltage value are as follows:
VC=VCM-IINRIN-VBE_Q0 (3)
V in above formulaCMFor the input common mode electrical level for inputting the port A and B, IINIt is solid for one for the bias current that N1 and N2 is generated Constant current, C point voltage generate variation with the variation of common-mode voltage, and the highest common mode electrical level of circuit is by 2IINR4+VCEO_Q0+ IINRIN, 2IINR5+VCEO_Q0+IINRINAnd IINR4+VDS_n2+VBE_Q0+IINRINMinimum value determine, flow technique of the present invention be China Rainbow 0.35um BCD technique, common-mode voltage value can be considerably beyond operating supply voltages.The Q1 of the differential input stage of the amplifier Mutual conductance with Q2 is
gm=IBIAS/VTP (4)
V in above formulaTPFor the thermoelectrical potential of PNP pipe, by RINInfluence to input signal is added, the mutual conductance G of input stagemIt can indicate Are as follows:
Gm=1/ (RIN+1/gmp) (5)
Through formula (4) and (5) it can be seen that when C point voltage change, since input bias current does not change, input Mutual conductance remains unchanged in common mode range, and then can guarantee that amplifier gain is not influenced by common-mode voltage variation.
It is illustrated in figure 3 current limit amplifier circuit figure.
Collapsible amplifier architecture using common source as amplifier input stage, third triode Q3 and the 4th triode Q4, third PMOS tube P3 and the 4th PMOS tube P4 separately constitute current-mirror structure, the 5th resistance R5 of the 4th PMOS tube P4 connection, Six resistance R6 are connected to the base stage of the 5th triode Q5, the 6th triode Q6, the 5th triode Q5, the 6th as output, output The number ratio of triode Q6 is 8: 1, and the base stage of the 5th triode Q5 passes through resistance R simultaneouslysetTo ground;The hair of 5th triode Q5 Emitter-base bandgap grading passes through the tenth resistance R10 to ground, the 5th triode by the 9th resistance R9, the tenth resistance R10 to ground, the 6th triode Q6 Q5, the 6th triode Q6 pass through respectively the 7th resistance R7, the 8th resistance R8 and with the 8th PMOS tube P8, the 7th PMOS tube P7 group At accordion structure, the 5th PMOS tube P5 and the 6th PMOS tube P6 provide electric current, the 5th PMOS tube P5 and the 6th PMOS for two-way The drain electrode of pipe P6 is separately connected the source electrode of the 8th PMOS tube P8, the 7th PMOS tube P7, and the 8th PMOS tube P8, the 7th PMOS tube P7 divide It is not connect with the drain electrode of the 6th NMOS tube N6 and the 5th NMOS tube N5, the drain electrode that the 7th PMOS tube P7 and the 5th NMOS tube N5 are connected As output, for controlling the output power pipe MP1 and output current sample pipe MP2.
Current limit amplifier input stage differential device is Q3 and Q4, and when load current reaches setting current-limiting points, loop is built It is vertical to stablize, I1=I2, V at this timeSETEnd is low-temperature coefficient reference voltage:
Δ VBE=VTln8 (7)
When there is overcurrent, VSETVoltage is flowed through RSETCurrent control, with the rising V of sample rate currentSETVoltage rises, I at this time1>I2, feedback control is carried out by output current sample pipe, by VSETReference voltage is maintained, output electric current is then flowed through The electric current of sampling pipe are as follows:
Channel modulation effect, the output electric current of output power pipe are not considered are as follows:
K is output power pipe and sampling pipe ratio in above formula.
In addition, in order to guarantee the low on-resistance performance of device in normal work, output power pipe works in linear zone When conducting resistance need through reasonable settings that breadth length ratio is realized, set its conducting resistance representative value as 70m Ω or so, count It calculates shown in formula such as formula (10):
It is illustrated in figure 4 chip typical application circuit figure.
In USB hot plug process, many USB functions all show bulky capacitor characteristic, can receive very big electric current, big Small can be more than to standardize defined limiting value, this will lead to device and is in current limliting working condition in a very short period of time, if by this One reports the failure to controller, and the escape of disruptive will be caused to act.Increase a Reflector and sends delay, so that it may to prevent Only these times it is extremely short event triggering Reflector transmission.
Programmable current limit switch of the invention emulates under 0.35 μm of BCD technique of NEC and carries out flow test.
Gain variation range of the invention is 59dB to 84dB, and phase margin is 83Deg to 86Deg, can satisfy circuit Performance requirement.
It is illustrated in figure 5 reference voltage simulation result schematic diagram.
By reference voltage emulation it can be found that reference voltage is under full corner simulation scenarios, absolute value is become by 1.221V Change to 1.240V, reference voltage is 1.232V in a typical case, can satisfy the required precision of current limiter, passes through after circuit flow Test, function and population parameter have been all satisfied design requirement, have reached desired effect.
Chip operating voltage is 2.7V~5.5V, and may be programmed current-limiting zone is 100mA to 500mA, conducting resistance representative value For 70m Ω, chip interior is furnished with overheat protector, under-voltage protection and short-circuit protection function, when circuit system when something goes wrong, can Timely release guard signal closes system, improves the stability of circuit system.This circuit has fast response time, conducting resistance The advantages that output of small, Reflector, long service life, be ideal USB overflow protecting element.

Claims (6)

1. a kind of programmable USB current limiting switch characterized by comprising
The positive input of reproducible amplifier is connected to the drain electrode of output power pipe Mp1, and negative input is connected to output electricity The drain electrode of sampling pipe Mp2 and the source electrode of current sample pipe Mp3 are flowed, the source electrode of current sample pipe Mp3 connects reproducible amplifier Output end returns to reproducible amplifier out by the grid of current sample pipe Mp3, constitutes a circuit;
The drain electrode of current sample pipe Mp3 is connected to the positive input of current limit amplifier, the output point of current limit amplifier It is not connected to output power pipe Mp1 and exports the grid of current sample pipe Mp2, constitutes another circuit;
One input terminal of the output end access logic sum gate of current limit amplifier, the output end connection open-drain of logic sum gate are defeated The grid of outlet pipe Mn3 controls open-drain efferent duct Mn3.
2. programmable USB current limiting switch according to claim 1, it is characterised in that: the reproducible amplifier includes:
Collapsible amplifier architecture using common base as amplifier input stage, the first electricity of source electrode connection of the first NMOS tube N1 R1 is hindered to ground, makes the second NMOS tube N2 using current-mirror structure, third NMOS tube N3, the 4th NMOS tube N4 replicate the first NMOS tube Electric current in N1, the source electrode of the second NMOS tube N2 connect second resistance R2 to ground, and the drain electrode of the second NMOS tube N2 is connected to the 0th Triode Q0, the 0th triode Q0, the first triode Q1, the second triode Q2 are separately connected a resistance RIN, utilize current mirror Structure makes the first triode Q1, the second triode Q2 replicate the electric current in the 0th triode Q0, the first triode Q1, the two or three pole Pipe Q2 connect composition accordion structure, third NMOS tube N3, the 4th NMOS tube with third NMOS tube N3, the 4th NMOS tube N4 respectively N4 is separately connected 3rd resistor R3, the 4th resistance R4 and forms current-mirror structure to ground, the first PMOS tube P1 and the second PMOS tube P2, The drain electrode of second PMOS tube P2 and the 4th NMOS tube N4 is connected, as output.
3. programmable USB current limiting switch according to claim 1, it is characterised in that: the current limit amplifier includes:
Collapsible amplifier architecture using common source as amplifier input stage, third triode Q3 and the 4th triode Q4, Third PMOS tube P3 and the 4th PMOS tube P4 separately constitutes current-mirror structure, the 5th resistance R5 of the 4th PMOS tube P4 connection, the 6th Resistance R6 is connected to the base stage of the 5th triode Q5, the 6th triode Q6, the 5th triode Q5, the six or three as output, output The number ratio of grade pipe Q6 is 8: 1, and the base stage of the 5th triode Q5 passes through resistance R simultaneouslysetTo ground;The transmitting of 5th triode Q5 Pole passes through the tenth resistance R10 to ground, the 5th triode by the 9th resistance R9, the tenth resistance R10 to ground, the 6th triode Q6 Q5, the 6th triode Q6 pass through respectively the 7th resistance R7, the 8th resistance R8 and with the 8th PMOS tube P8, the 7th PMOS tube P7 group At accordion structure, the 5th PMOS tube P5 and the 6th PMOS tube P6 provide electric current, the 5th PMOS tube P5 and the 6th PMOS for two-way The drain electrode of pipe P6 is separately connected the source electrode of the 8th PMOS tube P8, the 7th PMOS tube P7, and the 8th PMOS tube P8, the 7th PMOS tube P7 divide It is not connect with the drain electrode of the 6th NMOS tube N6 and the 5th NMOS tube N5, the drain electrode that the 7th PMOS tube P7 and the 5th NMOS tube N5 are connected As output, for controlling the output power pipe MP1 and output current sample pipe MP2.
4. programmable USB current limiting switch according to claim 1, it is characterised in that: the output power pipe Mp1 and electric current Sampling pipe Mp2 is the identical field-effect tube of size, and number ratio is 1080: 1.
5. programmable USB current limiting switch according to claim 1, it is characterised in that: further include thermal-shutdown circuit, with control It circuit processed and is connect with door.
6. programmable USB current limiting switch according to claim 1, it is characterised in that: further include under-voltage protecting circuit, with control It circuit processed and is connect with door.
CN201811435638.2A 2018-11-28 2018-11-28 Programmable USB current-limiting switch Active CN109546999B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201811435638.2A CN109546999B (en) 2018-11-28 2018-11-28 Programmable USB current-limiting switch

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201811435638.2A CN109546999B (en) 2018-11-28 2018-11-28 Programmable USB current-limiting switch

Publications (2)

Publication Number Publication Date
CN109546999A true CN109546999A (en) 2019-03-29
CN109546999B CN109546999B (en) 2022-11-15

Family

ID=65851893

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201811435638.2A Active CN109546999B (en) 2018-11-28 2018-11-28 Programmable USB current-limiting switch

Country Status (1)

Country Link
CN (1) CN109546999B (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050024898A1 (en) * 2003-07-28 2005-02-03 Ta-Yung Yang Primary-side controlled flyback power converter
US20060119429A1 (en) * 2004-12-02 2006-06-08 Ftd Solutions Pte., Ltd. High frequency receiver preamplifier with CMOS rail-to-rail capability
CN101651416A (en) * 2009-09-10 2010-02-17 杭州矽力杰半导体技术有限公司 Power adjustor and input current average value limiting method thereof
US20110291733A1 (en) * 2010-05-31 2011-12-01 Rohm Co., Ltd. Transmitter, interface device, and car mounted communication system

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050024898A1 (en) * 2003-07-28 2005-02-03 Ta-Yung Yang Primary-side controlled flyback power converter
US20060119429A1 (en) * 2004-12-02 2006-06-08 Ftd Solutions Pte., Ltd. High frequency receiver preamplifier with CMOS rail-to-rail capability
CN101651416A (en) * 2009-09-10 2010-02-17 杭州矽力杰半导体技术有限公司 Power adjustor and input current average value limiting method thereof
US20110291733A1 (en) * 2010-05-31 2011-12-01 Rohm Co., Ltd. Transmitter, interface device, and car mounted communication system

Also Published As

Publication number Publication date
CN109546999B (en) 2022-11-15

Similar Documents

Publication Publication Date Title
CN1848019B (en) Constant voltage power supply circuit and method of testing the same
CN107102671B (en) Low-power consumption fast transient response low-voltage difference adjustor
EP2846213B1 (en) Method and apparatus for limiting startup inrush current for low dropout regulator
CN102288810B (en) Voltage detection circuit
CN103917012B (en) A kind of white LED driver system with under-voltage locking and overheat protector module
CN102710109B (en) Current limiting circuit for DC/DC (Direct Current/Direct Current) converter
CN105487590B (en) Current feedback type precise over-temperature protection circuit
CN101329588A (en) Overcurrent protection circuit
CN104536507A (en) Fold back type current limiting circuit and linear constant voltage source with fold back type current limiting circuit
CN104993454A (en) Over-temperature protection circuit
CN106301346B (en) With the receiver for stablizing input trigging signal
CN202696135U (en) Dual-loop current limiting protection circuit
CN104979813A (en) Current-limiting protection circuit
CN206757447U (en) Carry the CMOS low pressure difference linear voltage regulators and electronic equipment of protection circuit
CN113672024A (en) Leakage current compensation circuit and method applied to low-power LDO (low dropout regulator)
CN111405720A (en) Low-power L ED constant current driving circuit
CN114725892B (en) Cycle-by-cycle current limiting circuit and power management chip
CN109546999A (en) A kind of programmable USB current limiting switch
CN103592991B (en) Circuit protected by Power Limitation type for ambipolar linear voltage regulator
CN207704303U (en) A kind of regulator circuit for substituting Zener
CN110048368A (en) A kind of high-speed, high precision under-voltage protecting circuit
CN209709677U (en) A kind of protection circuit of high efficiency current detecting and current-limiting function
CN113031694B (en) Low-power-consumption low-dropout linear regulator and control circuit thereof
CN103558893A (en) LDO (Low Dropout Regulator) circuit with super low power consumption and high performance
CN106533402B (en) Current comparator with hysteresis function

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant