CN109410894A - Generate the method and module, display device of differential output signal - Google Patents
Generate the method and module, display device of differential output signal Download PDFInfo
- Publication number
- CN109410894A CN109410894A CN201910015799.4A CN201910015799A CN109410894A CN 109410894 A CN109410894 A CN 109410894A CN 201910015799 A CN201910015799 A CN 201910015799A CN 109410894 A CN109410894 A CN 109410894A
- Authority
- CN
- China
- Prior art keywords
- signal
- refresh rate
- time interval
- differential output
- output signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
- G09G5/39—Control of the bit-mapped memory
- G09G5/393—Arrangements for updating the contents of the bit-mapped memory
Abstract
The present invention provides a kind of method for generating differential output signal, which comprises receives original input signal;Receive display pattern signal corresponding with the original input signal;It is determined according to the display pattern signal and drives the target refresh rate;Clock signal corresponding with the target refresh rate is determined according to the target refresh rate, wherein the size inverse correlation of the target refresh rate of the size of the frequency of the clock signal and the determining clock signal;The original input signal is converted into differential output signal according to determining clock signal;Export the differential output signal.The present invention also provides a kind of differential output signal generation module and a kind of display devices.It, can be with energy saving when the differential output signal driving display panel generated using the method for generating differential output signal is shown.
Description
Technical field
The present invention relates to display actuation techniques fields, and in particular, to a kind of method, one kind for generating differential output signal
Execute the differential output signal generation module of this method and the display device including the differential output signal generation module.
Background technique
With the development of display technology, show that the resolution ratio of product is higher and higher, while to the transmission rate of display data
It is required that being getting faster.The data transmission link that existing Low Voltage Differential Signal (LVDS) technology uses is more, transmission rate is slow and
Stability is poor, is not able to satisfy high-resolution, the display demand of high refresh rate.And what the embedded difference signal technique of clock used
Data transmission link is less, message transmission rate is fast and stability is good, can realize high-resolution, the height brush of display panel well
The display of new rate, and display effect is more preferable, therefore, the prior art mainly adopts the embedded difference signal techniques of clock to substitute low pressure
Difference signal technique.
But in the prior art, display panel is carried out data transmission using the embedded difference signal technique of clock, is driven display
When there are the higher problems of energy consumption.
Summary of the invention
The purpose of the present invention is to provide a kind of methods according to original input signal output difference output signal, Yi Zhonggen
It is exported according to the device of original input signal output difference output signal and including described according to original input signal output difference
The display device of the device of signal.The method according to original input signal output difference output signal can be exported for driving
The differential output signal that dynamic display panel is shown realizes the refresh rate of display panel according to application scenarios (display pattern)
Auto-matching reduces the power consumption of display panel.
In order to solve the above technical problems, providing a kind of side for generating differential output signal as first aspect of the present invention
Method, the differential output signal is for driving display panel to be shown with the refreshing of target refresh rate, wherein the method packet
It includes:
Receive original input signal;
Receive display pattern signal corresponding with the original input signal;
The target refresh rate is determined according to the display pattern signal;
Clock signal corresponding with the target refresh rate is determined according to the target refresh rate, wherein the clock signal
Frequency size and determine the clock signal target refresh rate size inverse correlation;
The original input signal is converted into differential output signal according to determining clock signal;
Export the differential output signal.
Preferably, described the step of determining the target refresh rate according to the display pattern signal, includes:
It identifies the flag bit in the display pattern signal, refreshing corresponding with the flag bit is determined according to the flag bit
Rate;
Refresh rate corresponding with the flag bit is determined as target refresh rate.
Preferably, the step of original input signal being converted to by differential output signal according to determining clock signal packet
It includes:
Intermediate conversion differential signal, the intermediate conversion letter are generated according to the clock signal and the original input signal
It number include intermediate field sync signal and intermediate gating signal, the intermediate field sync signal corresponds to the intermediate conversion differential signal
The middle signal for starting to show every frame picture, the intermediate gating signal correspond to every row pixel in the intermediate conversion differential signal
Unit starts the signal of display;
It acquires between the first time between the pulse of the intermediate field sync signal and the pulse of the intermediate gating signal
Every, while acquiring the second time interval in the intermediate gating signal between two neighboring pulse;
The original input signal is handled to obtain according to the first time interval and second time interval
To differential output signal, wherein in the differential output signal, export and show invalid data in data to every frame of display panel
Time duration it is identical as the first time interval duration, export to one-row pixels in the display panel
Display data in invalid data time duration it is identical as the second time interval duration.
Preferably, the method also includes:
The first clock training is carried out in the first time interval, and the first clock training duration is less than
First time interval duration.
Preferably, the method also includes:
Second clock training is carried out in each described second time interval, and second clock training is lasting
Time is less than the second time interval duration.
As the second aspect of the invention, a kind of differential output signal generation module, the differential output signal are provided
For driving display panel to be shown with the refreshing of target refresh rate, wherein described device includes:
Original input signal receiving unit, for receiving original input signal;
Display pattern signal receiving unit, for receiving display pattern signal corresponding with the original input signal;
Target refresh rate determination unit, for determining the target refresh rate according to the display pattern signal;
Clock signal selection unit, for determining that clock corresponding with the target refresh rate is believed according to the target refresh rate
Number, wherein the size inverse correlation of the target refresh rate of the size of the frequency of the clock signal and the determining clock signal;
Signal conversion unit, for the original input signal to be converted to difference output letter according to determining clock signal
Number;
Differential signal output unit, for exporting the differential output signal.
Preferably, the target refresh rate determination unit determines the target refresh rate packet according to the display pattern signal
It includes:
It identifies the flag bit in the display pattern signal, refreshing corresponding with the flag bit is determined according to the flag bit
Rate;
Refresh rate corresponding with the flag bit is determined as target refresh rate.
Preferably, the signal conversion unit includes:
Conversion subunit, for generating intermediate conversion difference letter according to the clock signal and the original input signal
Number, the intermediate conversion signal includes intermediate field sync signal and intermediate gating signal;
Acquire subelement, for acquire the intermediate field sync signal pulse and the intermediate gating signal pulse it
Between first time interval, while acquiring the second time interval in the intermediate gating signal between two neighboring pulse;
Data processing subelement is used for according to the first time interval and second time interval to described initial defeated
Enter signal to be handled to obtain differential output signal,
Wherein, in the differential output signal, the time that invalid data in data is shown to every frame of display panel is exported
Duration is identical as the first time interval duration, exports to the display of one-row pixels in the display panel
The duration of the time of invalid data is identical as the second time interval duration in data.
Preferably, described device further include:
Clock training unit, for carrying out the first clock training, and first clock in the first time interval
Training duration is less than first time interval duration,
The clock training unit is also used to carry out second clock training in each second time interval, and
The second clock training duration is less than the second time interval duration.
As the third aspect of the invention, a kind of display device is provided, the display device includes display panel, driving
Circuit and display panel, wherein the display device further includes above-mentioned differential output signal generation module provided by the present invention,
The differential output signal driving that the driving circuit is used to be exported according to the differential signal output signal generation module is described aobvious
Show panel with the target refresh frequency refreshes and shows.
Detailed description of the invention
The drawings are intended to provide a further understanding of the invention, and constitutes part of specification, with following tool
Body embodiment is used to explain the present invention together, but is not construed as limiting the invention.In the accompanying drawings:
Fig. 1 is the timing diagram of differential output signal in the prior art;
Fig. 2 is the method flow schematic diagram provided by the present invention for generating differential output signal;
Fig. 3 is the specific steps flow diagram of step S5 in Fig. 2;
Fig. 4 is the block diagram of differential output signal generation module provided by the present invention;
Fig. 5 is the structural block diagram of signal conversion unit 105 in Fig. 4;
Fig. 6 is the timing of the differential output signal obtained using the method provided by the present invention for generating differential output signal
Figure;
Fig. 7 be using it is provided by the present invention generate differential output signal method, obtain when display pattern variation when
The timing diagram of field sync signal and gating signal.
Description of symbols
100: differential signal generation module 101: original input signal receiving unit
102: display pattern signal receiving unit 103: target refresh rate determination unit
104: clock signal selection unit 105: signal conversion unit
106: differential signal output unit 1051: conversion subunit
1052: acquisition subelement 1053: data processing subelement
Specific embodiment
Below in conjunction with attached drawing, detailed description of the preferred embodiments.It should be understood that this place is retouched
The specific embodiment stated is merely to illustrate and explain the present invention, and is not intended to restrict the invention.
As one aspect of the invention, a kind of generation differential output signal method is provided, the differential output signal is used for
Driving display panel is shown with the refreshing of target refresh frequency, wherein as shown in Figure 2, which comprises
Step S1, original input signal is received.
Step S2, display pattern signal corresponding with the original input signal is received.
Step S3, the target refresh rate is determined according to the display pattern signal.
Step S4, clock signal corresponding with the target refresh rate is determined according to the target refresh rate, wherein when described
The size inverse correlation of the target refresh rate of the size of the frequency of clock signal and the determining clock signal.
Step S5, the original input signal is converted to by differential output signal according to determining clock signal.
Step S6, the differential output signal is exported.
It should be pointed out that display driver circuit (including gate driving circuit and the source drive mistake of driving display panel
Electric current) differential output signal is received, and shown according to differential output signal driving display panel, so that described
Display panel can refresh according to the target refresh rate.
First it is noted that the method including step S1 to S6 is implemented in display device, specifically, the display dress
It sets including display panel, the display driver circuit and the differential signal generating means for executing the method.
The differential signal generating means for executing the method export the differential output signal to the display panel
Display driver circuit, the display driver circuit drive the display panel according to the target according to the differential output signal
Refresh rate refreshes and shows.
Method provided by the present invention including step S1 to step S6, automatically determines corresponding target according to display pattern
Refresh rate, and the corresponding target refresh rate matches corresponding clock signal, realizes refresh rate according to application scenarios (display mould
Formula) Auto-matching.Specifically, when the display pattern of corresponding high grade picture, Auto-matching high refresh rate is to enhance display effect
Fruit, and then user experience is promoted, when corresponding to the display pattern of low-quality picture, the low refresh rate of Auto-matching is to reduce display panel
Power consumption.
The present invention does not do particular determination for the type of the original input signal, excellent for display driver circuit
Selection of land includes in step sl initial strobe signal, initial field sync signal, digital pixel letter in the original input signal
Number and initial clock signal etc..It should be pointed out that field sync signal is the signal for indicating to start to show each frame image, choosing
Messenger is to indicate that every one-row pixels unit starts the signal of display.Initial field sync signal indicates that each frame is opened in initial signal
The signal of beginning, initial strobe signal are to indicate to indicate that every one-row pixels unit starts the signal of display in initial signal.
In the present invention, special requirement is not done to how obtaining display pattern signal.For example, can be by the display
The controller of device identifies original input signal, and generates corresponding display pattern signal.It is initial defeated when what is received
When entering signal (for example, showing signal from 3D display signal or 2D), the controller can be to the original input signal received
Display pattern identified, and generate corresponding display pattern signal.
In the present invention, the flag bit in different display pattern signals is different, and therefore, step S3 may include:
It identifies the flag bit in the display pattern signal, refreshing corresponding with the flag bit is determined according to the flag bit
Rate;
Refresh rate corresponding with the flag bit is determined as target refresh rate.
Original input signal can be game and show that signal, video display show any one in signal etc..Different is first
Begin to show that the flag bit of the corresponding display signal of signal is different.
Specifically, in the embodiment of above-mentioned display pattern, it is preferable that the refresh rate of the picture display mode is most
It is low, the refresh rate highest of game running mode, and the refresh rate of video display modes is therebetween, is based on this, display dress
It sets in display, refresh rate is automatically switched according to display pattern, specifically, when running game, display panel is transported according to game
The refresh rate of row mode refreshes, and picture smoothness not card frame promotes user experience, when browsing pictures, display panel is according to picture
The refresh rate of display pattern refreshes, and the refresh rate of display panel is lower than the refresh rate of game running mode at this time, reduces display
The energy consumption of panel.
Wherein, it is preferably carried out mode as one kind, refresh rate corresponding with the flag bit is determined according to the flag bit
It can be realized by way of tabling look-up, for example, being preset with the mapping table of flag bit and refresh rate in storage unit (database).
In the present invention, particular determination is not done for step S5, is preferably carried out mode as one kind, as shown in figure 3, step
S5 includes:
Step S51, intermediate conversion differential signal is generated according to the clock signal and the original input signal, it is described in
Between conversion signal include intermediate field sync signal and intermediate gating signal, the intermediate field sync signal corresponds to the intermediate conversion
Start to show the signal of every frame picture in differential signal, the intermediate gating signal corresponds in the intermediate conversion differential signal
Every row pixel unit starts the signal of display;
Step S52, acquired during analog-driven display panel the pulse of the intermediate field sync signal with it is described
First time interval between the pulse of intermediate gating signal, at the same acquire in the intermediate gating signal two neighboring pulse it
Between the second time interval;
Step S53, the original input signal is carried out according to the first time interval and second time interval
Processing is to obtain differential output signal, wherein in the differential output signal, exports and shows in data to every frame of display panel
The time duration of invalid data is identical as the first time interval duration, exports in the display panel
The duration of the time of invalid data is identical as the second time interval duration in the display data of one-row pixels.
It should be noted that in step s 51, when the display pattern of the display device changes, described in correspondence
Target refresh rate and the frequency of the relatively described initial clock signal of frequency of clock signal redefined can also change.
Initial strobe signal, initial field sync signal in original input signal are weighed according to the correspondence target refresh rate
The timing of newly determining clock signal converted, and specifically, when the frequency of the clock signal becomes larger, is converted to
Between the frequency of the relatively initial field sync signal of frequency of field sync signal become larger, the frequency phase for the intermediate gating signal being converted to
The frequency of initial strobe signal is also become larger, vice versa.
As an implementation, as shown in fig. 6, in step S52, during analog-driven display panel, acquisition
When the first time interval T1, since the failing edge of the pulse of the intermediate field sync signal VS, until centre gating letter
First rising edge of a pulse of number DE stops, and the number of cycles of the clock signal therebetween is calculated, when as described first
Between be spaced T1.
In the intermediate gating signal DE between two neighboring pulse, since the failing edge of previous pulse, Zhi Daohou
The rising edge of one pulse stops, and the number of cycles of the clock signal therebetween is calculated, as second time interval
T2。
It is to be understood that the data format of the differential output signal includes clock training data in step S53
Section, parameter configuration data section and pixel data segment.Wherein, according to the timing of the clock signal, a clock training number
It is one group according to section, a parameter configuration data section and a pixel data segment, as drives display panel a line picture
The display data that plain unit is shown.
When the differential output signal is sent to display driver circuit, clock training data section is used for so that display driving
The transmitting terminal clock alignment of the data clock of circuit and the differential output signal, to guarantee the accuracy of data receiver, parameter
Configuration data section be used to indicate clock training section terminate and and indicate that pixel data segment starts, the display driver circuit is according to picture
The display of the data-driven display panel of plain data segment.
As shown in fig. 6, first time interval T1 be output to display panel every frame show data in invalid data when
Between, in other words, first time interval T1 is the vertical blanking period that the corresponding frame of the intermediate gating signal shows data.Described second
Time interval is time of the output to invalid data in the display data of one-row pixels in the display panel, in other words, second
Time interval T2 is the row latent period that the intermediate gating signal corresponds to that a line shows data.
The data that the row latent period/vertical blanking period is corresponded in the differential output signal are the invalid data, " nothing
Effect " is for the pixel data for being supplied to pixel unit, in fact, when the row latent period/vertical blanking period includes
Clock training data section, the clock training data section are used to train the clock alignment of display driver circuit, guarantee data receiver
Accuracy.
As shown in fig. 6, every a line shows that the pixel data segment of data includes data DATA0, data DATA1... data
The more a data of DATAn, wherein it is aobvious that the row is executed in the data DATA0, data DATA1... data DATAn and display panel
The pixel unit of registration evidence corresponds.
It should be noted that above-mentioned acquisition step only executes the first frame data of original input signal, do not need to first
Each frame data of beginning input signal all acquire, and subsequent every frame data are directly according between the first time in original input signal
It is handled every with second time interval, to improve signal transfer efficiency.
In the present invention, as shown in fig. 6, output shows data including multiframe in the differential output signal of display panel,
Gating signal DE corresponds to every frame and shows that data include a vertical blanking period (first time interval T1) and multiple row latent periods (the
Two time interval T2).
Based on this, in the present invention, the method according to original input signal output difference output signal further include:
The first clock training is carried out in the first time interval, and the first clock training duration is less than
First time interval duration.
Second clock training is carried out in each described second time interval, and second clock training is lasting
Time is less than the second time interval duration.
During the corresponding first time interval T1, several clock signals start pair before parameter configuration data section CONG
One frame shows that the first row in data shows that data carry out the first clock training.During corresponding second time interval T2,
Several clock signals start to show the row data carry out second clock training before parameter configuration data section CONG.
The prior art as shown in Figure 1 is compared, during first time interval T1 and during the second time interval T2, clock
Training is executing always.In the application, the first clock training duration is less than first time interval T1 duration, the
The time of two clock training less than the second time interval duration, in other words, The present invention reduces the time of clock training,
Display driver circuit (IC0) executes driving display panel according to the differential output signal and shows, only reaches it in valid data
Preceding several clocks execute clock training and guarantee the accuracy of data receiver to realize clock alignment, show and drive in other times
Dynamic circuit may be at standby mode, to reduce power consumption.
Below with reference to embodiment shown in Fig. 7, to the work of the method provided by the present invention for generating differential output signal
It is described as process:
In the embodiment shown in figure, the display pattern of display device is switched to display pattern by display pattern Mode0
The refresh rate (the i.e. described target refresh rate) of Mode1, display pattern Mode1 become larger, the clock letter of the corresponding target refresh rate
Number frequency also become larger,
According to the timing of the clock signal, the field sync signal of display pattern Mode0 and gating signal are converted to aobvious
The field sync signal and gating signal for showing mode Mode1, the first time interval T1 collected is by first time interval T1-
Mode0 becomes first time interval T1-Mode1, when the second time interval T2 becomes second from the second time interval T2-Mode0
Between be spaced T2-Mode1;Wherein, the corresponding clock signal of conversion duration RT is indicated when display pattern changes, at the first time
Interval T1 becomes first time interval T1-Mode1 required time and the second time interval from first time interval T1-Mode0
T2 from the second time interval T2-Mode0 become the second time interval T2-Mode1 described in take time.
In turn, T1-Mode1 will be spaced according to first time, the second time will be spaced T2-Mode1 and display pattern Mode0
Pixel data generate the differential output signal, which is sent to the display driver circuit, the display
Driving circuit drives the display panel to refresh according to the target refresh rate
More than, display device executes the method according to original input signal output difference output signal, according to display
Mode automatically determines corresponding target refresh rate, and the corresponding target refresh rate matches corresponding clock signal, realizes brush
New rate is according to the Auto-matching of application scenarios (display pattern).
It should be noted that in the embodiment shown in figure, target refresh rate becomes larger, the picture shown in the unit time
Face frame number increases, but lacks the data of corresponding newly-increased picture frame number in the pixel data of initial display pattern Mode0, therefore,
Signal conversion output method provided by the present invention further includes the supplement to pixel data, to guarantee display effect.
As the second aspect of the present invention, a kind of differential output signal generation module is provided, wherein as shown in figure 4, difference
Output signal generation module 100 includes original input signal receiving unit 101, display pattern signal receiving unit 102, target brush
New rate determination unit 103, clock signal selection unit 104, signal conversion unit 105 and differential signal output unit 106.
Wherein, original input signal receiving unit 101 is for executing step S1, that is, original input signal receiving unit 101
For receiving original input signal.
Display pattern signal receiving unit 102 is for executing step S2, i.e., display pattern signal receiving unit 102 is for connecing
Receive display pattern signal corresponding with the original input signal.
Target refresh rate determination unit 103 is for executing step S3, that is, target refresh rate determination unit 103 is used for basis
The display pattern signal determines the target refresh rate for driving the display panel.
Clock signal selection unit 104 is for executing step S4, that is, clock signal selection unit is used for according to the target
Refresh rate determines clock signal corresponding with the target refresh rate, wherein the size of the frequency of the clock signal is somebody's turn to do with determining
The size inverse correlation of the target refresh rate of clock signal.
Signal conversion unit 105 is for executing step S5, that is, signal conversion unit 105 is used to be believed according to determining clock
Number the original input signal is converted into differential output signal.
Differential signal output unit 106 is for executing step S6, that is, differential signal output unit 106 is described for exporting
Differential output signal.
As mentioned above it is possible, display driver circuit (including gate driving circuit and the source drive mistake of driving display panel
Electric current) differential output signal is received, and shown according to differential output signal driving display panel, so that described
Display panel can refresh according to the target refresh rate.
As described above, differential signal generation module 100 executes the method provided by the present invention, output difference output letter
The display driver circuit of the display panel number is given, the display driver circuit is described aobvious according to differential output signal driving
Show that panel is shown according to target refresh rate.
Also, differential signal generation module 100 automatically determines corresponding target refresh rate, and corresponding institute according to display pattern
It states target refresh rate and matches corresponding clock signal, realize refresh rate according to the Auto-matching of application scenarios (display pattern).
Specifically, when the display pattern of corresponding high grade picture, Auto-matching high refresh rate promotes user to enhance display effect
Experience, when the display pattern of corresponding low-quality picture, the low refresh rate of Auto-matching is to reduce the power consumption of display panel.
In the present invention, as an implementation, target refresh rate determination unit 103 determines that target refresh rate includes: to know
Flag bit in the not described display pattern signal determines refresh rate corresponding with the flag bit according to the flag bit;Will with institute
It states the corresponding refresh rate of flag bit and is determined as target refresh rate.
As described above, can identify the display pattern according to the flag bit in the display pattern signal, and really
Make the target refresh rate of the corresponding display pattern.
Wherein it is preferred to which described determine that refresh rate corresponding with the flag bit can be by tabling look-up according to the flag bit
Mode realize, for example, presetting the mapping table of flag bit and refresh rate in storage unit (database).
In the present invention, particular determination is not done for the signal conversion unit, such as an implementation, such as schemed
Shown in 5, signal conversion unit 105 includes conversion subunit 1051, acquisition subelement 1052 and data processing subelement 1053.
Conversion subunit 1051 is used to be generated according to the first frame data of the clock signal and the original input signal
First frame change data includes intermediate field sync signal and intermediate gating signal in the first frame change data.
Acquisition subelement 1052 is used to acquire the pulse of the intermediate field sync signal and the arteries and veins of the intermediate gating signal
First time interval between punching, while acquiring between the second time in the intermediate gating signal between two neighboring pulse
Every.
Data processing subelement 1053 is used to handle to obtain differential output signal the original input signal,
In, in the differential output signal, the first time interval is output to invalid number in every frame display data of display panel
According to time, second time interval be output to invalid data in the display data of one-row pixels in the display panel
Time.
As shown in fig. 6, the first time interval is output to invalid data in every frame display data of display panel
Time, in other words, first time interval T1 are the vertical blanking period that the corresponding frame of the intermediate gating signal shows data.Described
Two time intervals are time of the output to invalid data in the display data of one-row pixels in the display panel, in other words, the
Two time interval T2 are the row latent period that the intermediate gating signal corresponds to that a line shows data.
The data that the row latent period/vertical blanking period is corresponded in the differential output signal are the invalid data, " nothing
Effect " is for the pixel data for being supplied to pixel unit, in fact, when the row latent period/vertical blanking period includes
Clock training data section, the clock training data section are used to train the clock alignment of display driver circuit, guarantee data receiver
Accuracy.
In the present invention, described device further includes clock training unit, and specifically, the clock training unit is used in institute
It states and carries out clock training in first time interval, and clock training duration is less than first time interval duration.
In second time interval carry out clock training, and clock training duration it is lasting less than the second time interval when
Between.
As shown in fig. 6, during the corresponding first time interval T1, several clocks before parameter configuration data section CONG
Signal starts to show a frame that the first row in data shows that data carry out clock training.The corresponding second time interval T2 phase
Between, several clock signals start to show that data carry out clock training to the row before parameter configuration data section CONG.
The prior art as shown in Figure 1 is compared, during first time interval T1 and during the second time interval T2, clock
Training is executing always.In the application, clock training duration is less than first time interval T1 duration and second
In other words time interval duration reduces the time of clock training, that is, shortens the length of clock training data section,
If the differential output signal is sent to display driver circuit (IC0), display driver circuit is executed according to differential output signal, only
Several clocks before valid data arrival execute clock training and guarantee the accuracy of data receiver to realize clock alignment,
Reduce the power consumption of display driver circuit.
As third aspect of the present invention, a kind of display device is provided, the display device includes display panel, driving electricity
Road and display panel, summarize, and the display device further includes above-mentioned differential output signal generation module provided by the present invention,
The differential output signal driving that the driving circuit is used to be exported according to the differential signal output signal generation module is described aobvious
Show panel with the target refresh frequency refreshes and shows.
The display device includes display pattern recognition unit, and whether the display pattern changes for identification, and
When display pattern changes, display pattern signal is sent to described device, described device receives the display pattern signal,
And execute the method provided by the present invention according to original input signal output difference output signal, with realize to refresh rate from
Dynamic matching.
Without limitation to the display device, for example, optionally embodiment, the display device can be with by the present invention
For smart phone, tablet computer etc..
It is understood that the principle that embodiment of above is intended to be merely illustrative of the present and the exemplary implementation that uses
Mode, however the present invention is not limited thereto.For those skilled in the art, essence of the invention is not being departed from
In the case where mind and essence, various changes and modifications can be made therein, these variations and modifications are also considered as protection scope of the present invention.
Claims (10)
1. a kind of method for generating differential output signal, the differential output signal is for driving display panel with target refresh rate
Refresh and is shown, which is characterized in that the described method includes:
Receive original input signal;
Receive display pattern signal corresponding with the original input signal;
The target refresh rate is determined according to the display pattern signal;
Clock signal corresponding with the target refresh rate is determined according to the target refresh rate, wherein the frequency of the clock signal
The size inverse correlation of the target refresh rate of the size of rate and the determining clock signal;
The original input signal is converted into differential output signal according to determining clock signal;
Export the differential output signal.
2. the method according to claim 1, wherein described determine the target according to the display pattern signal
The step of refresh rate includes:
It identifies the flag bit in the display pattern signal, refresh rate corresponding with the flag bit is determined according to the flag bit;
Refresh rate corresponding with the flag bit is determined as the target refresh rate.
3. method according to claim 1 or 2, which is characterized in that according to determining clock signal by the initial input
Signal is converted to the step of differential output signal and includes:
Intermediate conversion differential signal, the intermediate conversion signal packet are generated according to the clock signal and the original input signal
Intermediate field sync signal and intermediate gating signal are included, the intermediate field sync signal corresponds to be opened in the intermediate conversion differential signal
Beginning shows the signal of every frame picture, and the intermediate gating signal corresponds to every row pixel unit in the intermediate conversion differential signal
Start the signal of display;
The first time interval between the pulse of the intermediate field sync signal and the pulse of the intermediate gating signal is acquired, together
When acquire the second time interval in the intermediate gating signal between two neighboring pulse;
The original input signal is handled to obtain difference according to the first time interval and second time interval
Point output signal, wherein in the differential output signal, export to every frame of display panel show invalid data in data when
Between duration it is identical as the first time interval duration, export in the display panel one-row pixels it is aobvious
The duration of registration time of invalid data in is identical as the second time interval duration.
4. according to the method described in claim 3, it is characterized in that, the method also includes:
The first clock training is carried out in the first time interval, and the first clock training duration is less than described
First time interval duration.
5. according to the method described in claim 3, it is characterized in that, the method also includes:
Second clock training, and second clock training duration are carried out in each described second time interval
Less than the second time interval duration.
6. a kind of differential output signal generation module, the differential output signal is for driving display panel with target refresh rate brush
It is new and shown, which is characterized in that the differential output signal generation module includes:
Original input signal receiving unit, for receiving original input signal;
Display pattern signal receiving unit, for receiving display pattern signal corresponding with the original input signal;
Target refresh rate determination unit, for determining the target refresh rate according to the display pattern signal;
Clock signal selection unit, for determining clock signal corresponding with the target refresh rate according to the target refresh rate,
Wherein, the size inverse correlation of the target refresh rate of the size of the frequency of the clock signal and the determining clock signal;
Signal conversion unit, for the original input signal to be converted to differential output signal according to determining clock signal;
Differential signal output unit, for exporting the differential output signal.
7. differential output signal generation module according to claim 6, which is characterized in that the target refresh rate determines single
Member determines that the target refresh rate includes: according to the display pattern signal
It identifies the flag bit in the display pattern signal, refresh rate corresponding with the flag bit is determined according to the flag bit;
Refresh rate corresponding with the flag bit is determined as target refresh rate.
8. differential output signal generation module according to claim 6 or 7, which is characterized in that the signal conversion unit
Include:
Conversion subunit, for generating intermediate conversion differential signal, institute according to the clock signal and the original input signal
Stating intermediate conversion signal includes intermediate field sync signal and intermediate gating signal, and the intermediate field sync signal corresponds to the centre
Start to show the signal of every frame picture in conversion differential signal, the intermediate gating signal is believed corresponding to the intermediate conversion difference
Every row pixel unit starts the signal of display in number;
Subelement is acquired, for acquiring between the pulse of the intermediate field sync signal and the pulse of the intermediate gating signal
First time interval, while acquiring the second time interval in the intermediate gating signal between two neighboring pulse;
Data processing subelement, for being believed according to the first time interval and second time interval the initial input
It number is handled to obtain differential output signal,
Wherein, it in the differential output signal, exports and shows that the time of invalid data in data continues to every frame of display panel
Time it is identical as the first time interval duration, export to one-row pixels in the display panel display data
The duration of the time of middle invalid data is identical as the second time interval duration.
9. differential output signal generation module according to claim 8, which is characterized in that described device further include:
Clock training unit, for carrying out the first clock training, and the first clock training in the first time interval
Duration is less than first time interval duration,
The clock training unit is also used to carry out second clock training in each second time interval, and described
Second clock training duration is less than the second time interval duration.
10. a kind of display device, the display device includes display panel, driving circuit and display panel, which is characterized in that institute
Stating display device further includes differential output signal generation module described in any one of claim 6 to 9, the driving circuit
Differential output signal for being exported according to the differential signal output signal generation module drives the display panel with described
Target refresh frequency refreshes and shows.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910015799.4A CN109410894B (en) | 2019-01-08 | 2019-01-08 | Method and module for generating differential output signal and display device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910015799.4A CN109410894B (en) | 2019-01-08 | 2019-01-08 | Method and module for generating differential output signal and display device |
Publications (2)
Publication Number | Publication Date |
---|---|
CN109410894A true CN109410894A (en) | 2019-03-01 |
CN109410894B CN109410894B (en) | 2021-01-26 |
Family
ID=65462216
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201910015799.4A Expired - Fee Related CN109410894B (en) | 2019-01-08 | 2019-01-08 | Method and module for generating differential output signal and display device |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN109410894B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN114420025A (en) * | 2020-10-28 | 2022-04-29 | 北京京东方显示技术有限公司 | Display panel driving method, driving device and display device |
WO2023005592A1 (en) * | 2021-07-30 | 2023-02-02 | 惠科股份有限公司 | Driving circuit of display panel and display device |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101046941A (en) * | 2006-03-30 | 2007-10-03 | Lg.菲利浦Lcd株式会社 | Apparatus and method for driving liquid crystal display device |
CN101409057A (en) * | 2007-10-10 | 2009-04-15 | 乐金显示有限公司 | LCD and drive method thereof |
CN101714342A (en) * | 2008-08-26 | 2010-05-26 | 乐金显示有限公司 | Liquid crystal display device and driving method thereof |
CN201892936U (en) * | 2010-12-06 | 2011-07-06 | 中国航空工业集团公司第六三一研究所 | Video conversion device |
CN102446483A (en) * | 2010-09-15 | 2012-05-09 | 联发科技股份有限公司 | Signal transmission system and signal transmission method |
CN104143315A (en) * | 2014-07-02 | 2014-11-12 | 深圳雷曼光电科技股份有限公司 | Method for reducing electromagnetic interference of LED display system and LED display system |
US20160070386A1 (en) * | 2014-09-05 | 2016-03-10 | Semiconductor Energy Laboratory Co., Ltd. | Display device and electronic device |
CN106205460A (en) * | 2016-09-29 | 2016-12-07 | 京东方科技集团股份有限公司 | The driving method of display device, time schedule controller and display device |
CN107168508A (en) * | 2017-04-26 | 2017-09-15 | 上海掌门科技有限公司 | A kind of normal display information implementation method of low-power consumption and device |
-
2019
- 2019-01-08 CN CN201910015799.4A patent/CN109410894B/en not_active Expired - Fee Related
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101046941A (en) * | 2006-03-30 | 2007-10-03 | Lg.菲利浦Lcd株式会社 | Apparatus and method for driving liquid crystal display device |
CN101409057A (en) * | 2007-10-10 | 2009-04-15 | 乐金显示有限公司 | LCD and drive method thereof |
CN101714342A (en) * | 2008-08-26 | 2010-05-26 | 乐金显示有限公司 | Liquid crystal display device and driving method thereof |
CN102446483A (en) * | 2010-09-15 | 2012-05-09 | 联发科技股份有限公司 | Signal transmission system and signal transmission method |
CN201892936U (en) * | 2010-12-06 | 2011-07-06 | 中国航空工业集团公司第六三一研究所 | Video conversion device |
CN104143315A (en) * | 2014-07-02 | 2014-11-12 | 深圳雷曼光电科技股份有限公司 | Method for reducing electromagnetic interference of LED display system and LED display system |
US20160070386A1 (en) * | 2014-09-05 | 2016-03-10 | Semiconductor Energy Laboratory Co., Ltd. | Display device and electronic device |
CN106205460A (en) * | 2016-09-29 | 2016-12-07 | 京东方科技集团股份有限公司 | The driving method of display device, time schedule controller and display device |
CN107168508A (en) * | 2017-04-26 | 2017-09-15 | 上海掌门科技有限公司 | A kind of normal display information implementation method of low-power consumption and device |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN114420025A (en) * | 2020-10-28 | 2022-04-29 | 北京京东方显示技术有限公司 | Display panel driving method, driving device and display device |
WO2023005592A1 (en) * | 2021-07-30 | 2023-02-02 | 惠科股份有限公司 | Driving circuit of display panel and display device |
US11875726B2 (en) | 2021-07-30 | 2024-01-16 | HKC Corporation Limited | Drive circuit for display panel and display device |
Also Published As
Publication number | Publication date |
---|---|
CN109410894B (en) | 2021-01-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9082352B2 (en) | Electro-phoretic display apparatus and driving method thereof | |
CN104658493B (en) | Show the driving device of equipment | |
CN101714340B (en) | Display drive circuit | |
CN108597464A (en) | control device and control method for liquid crystal display | |
CN108449566A (en) | Video frame rate compensation is carried out by adjusting vertical blanking | |
CN104658492B (en) | Show the driving device of equipment | |
CN102842297B (en) | Control the method for GTG, GTG control device and liquid crystal display | |
CN109410894A (en) | Generate the method and module, display device of differential output signal | |
CN108877731A (en) | Driving method, the display panel of display panel | |
US10593288B2 (en) | Apparatus of transmitting and receiving signal, source driver of receiving status information signal, and display device having the source driver | |
CN109828686A (en) | The control method and control device of touch display screen | |
CN108595138A (en) | data acquisition method and device | |
WO2014048000A1 (en) | Driving method for liquid crystal display device and driving system thereof | |
CN104978068B (en) | Touch display driving method, system, display device and application processor | |
CN106101598A (en) | Realize BT656 video signal and be converted to fpga chip and the conversion method of DC video signal | |
CN113823230B (en) | Backlight control method and device, storage medium and display device | |
CN203910232U (en) | Gray scale display control device for field emission display | |
US8457160B2 (en) | System and method for packetizing image data for serial transmission | |
CN112468756B (en) | Video signal non-lost frame display method and display equipment | |
CN108877635A (en) | A kind of control method and power supply driver, display device of power supply driver | |
CN111459442B (en) | Image resolution and frame reduction method and device | |
JP6553340B2 (en) | Display device, display panel driver, and image data signal transmission method | |
CN220401809U (en) | Image sending device, LED sending card and display system | |
CN105185350A (en) | Fractal scanning display control system supporting gamma correction | |
CN115862559A (en) | Signal transmission method, controller, source driver and electronic device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20210126 Termination date: 20220108 |
|
CF01 | Termination of patent right due to non-payment of annual fee |