CN109410858A - Control circuit and display panel applying same - Google Patents

Control circuit and display panel applying same Download PDF

Info

Publication number
CN109410858A
CN109410858A CN201811354380.3A CN201811354380A CN109410858A CN 109410858 A CN109410858 A CN 109410858A CN 201811354380 A CN201811354380 A CN 201811354380A CN 109410858 A CN109410858 A CN 109410858A
Authority
CN
China
Prior art keywords
switch
node
electric property
property coupling
receive
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201811354380.3A
Other languages
Chinese (zh)
Other versions
CN109410858B (en
Inventor
黄北洲
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
HKC Co Ltd
Original Assignee
HKC Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by HKC Co Ltd filed Critical HKC Co Ltd
Priority to CN201811354380.3A priority Critical patent/CN109410858B/en
Publication of CN109410858A publication Critical patent/CN109410858A/en
Application granted granted Critical
Publication of CN109410858B publication Critical patent/CN109410858B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611Control of matrices with row and column drivers
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C19/00Digital stores in which the information is moved stepwise, e.g. shift registers
    • G11C19/28Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Shift Register Type Memory (AREA)
  • Liquid Crystal Display Device Control (AREA)

Abstract

The application provides a control circuit and display panel who uses thereof, control circuit includes multistage shift register, and each shift register includes: a first switch, a control terminal of the first switch being configured to receive a control signal, a first terminal of the first switch being configured to receive the control signal, and a second terminal of the first switch being electrically coupled to a first node; a second switch, a control terminal of the second switch being electrically coupled to the first node, a first terminal of the second switch being configured to receive a clock signal, and a second terminal of the second switch being configured to output an output pulse signal; a control end of the third switch is electrically coupled to a second node, a first end of the third switch is used for receiving the output pulse signal, and a second end of the third switch is connected with a low preset potential; the second switch further comprises a capacitor covered by a drain electrode, and the capacitor covered by the source electrode is designed to be in an island shape.

Description

Control circuit and its display panel of application
Technical field
This application involves display fields, more particularly to a kind of control circuit and its display panel of application.
Background technique
Liquid crystal display (Liquid Crystal Display, LCD) is to show image using the characteristic of liquid crystal material A kind of panel display apparatus, compared to having many advantages, such as frivolous, low driving voltage and low-power consumption for other display devices. And flat liquid crystal display driving circuit is mainly formed by connecting IC outside panel at present, but the method can not be by product Cost reduces, can not also panel be made more to be thinned.
And usually there is gate driving circuit, source electrode drive circuit and pixel array in liquid crystal display.Pixel array In have multiple pixel circuits, each pixel circuit according to gate driving circuit provide scanning signal open and close, and According to the data-signal that source electrode drive circuit provides, data display is shown.For gate driving circuit, gate driving circuit is logical Often with there is multi-stage shift register, and by level-one shift register propagation to the mode of next stage shift register, to export Scanning signal is into pixel array, to open pixel circuit in order, pixel circuit is made to receive data-signal.
Therefore in the processing procedure of driving circuit, just directly gate driving circuit is produced in array substrate, come replace by The driving chip of outer connection IC production, such application for being referred to as grid array driving (Gate On Array, GOA) technology can It is directly made in around panel, reduces production process, reduces product cost and be thinned panel more.
Since general grid array driving (Gate On Array, GOA) is in actuation, hoist point can all have a preliminary filling Signal is come in the preliminary filling, so that hoist point hoist point when frequency signal couples (coupling) reaches high voltage level, So that thin film transistor (TFT) opening allows signal smoothly to transmit, but in a cycle signal, production can be also coupled in the output of non-grid Ingrain news, it is organic to will cause grid malfunction.
Summary of the invention
In order to solve the above-mentioned technical problem, the purpose of the application is, provides a kind of control circuit, including stages shift is posted Storage, each shift register include: a first switch, a control terminal of the first switch to receive a control signal, One first end of the first switch is to receive the control signal, a second end electric property coupling one of the first switch One node;One second switch, first node described in a control terminal electric property coupling of the second switch, the one of the second switch First end is to receive a frequency signal, and a second end of the second switch is to export an output pulse signal;And one Third switch, one second node of a control terminal electric property coupling of third switch, a first end of the third switch to The output pulse signal is received, a second end of the third switch connects a low preset potential;The wherein second switch The capacitor of drain electrode covering is further included, the capacitor arrangement of the source electrode covering is designed as island type.
The another object of the application is a kind of control circuit, including multi-stage shift register, each shift register include:
One first switch, a control terminal of the first switch is to receive a control signal, and the one first of the first switch End is to receive the control signal, one first node of a second end electric property coupling of the first switch;One second switch, institute First node described in a control terminal electric property coupling of second switch is stated, a first end of the second switch is to receive a frequency Signal, a second end of the second switch is to export an output pulse signal;And a third switch, third switch One second node of a control terminal electric property coupling, a first end of third switch to receive the output pulse signal, One second end of the third switch connects a low preset potential;One control terminal of one the 4th switch, the 4th switch is electrical Couple the second node, first node described in a first end electric property coupling of the 4th switch, the one of the 4th switch Second end connects the low preset potential;And one the 5th switch, the described in a control terminal electric property coupling of the 5th switch One node, a first end of the 5th switch is to receive a frequency signal, a second end electrical property coupling of the 5th switch Connect a third node;Wherein the second switch further includes the capacitor of source electrode covering and the capacitor of a drain electrode covering, institute The capacitor arrangement for stating source electrode covering is designed as island type.
The further object of the application is a kind of display panel, comprising: first substrate;And the second substrate, with first base Plate is oppositely arranged;It further include a kind of control circuit, including multi-stage shift register, each shift register includes: one first to open It closes, a control terminal of the first switch is to receive a control signal, and a first end of the first switch is to receive State control signal, one first node of a second end electric property coupling of the first switch;One second switch, the second switch First node described in one control terminal electric property coupling, a first end of the second switch is to receive a frequency signal, and described One second end of two switches is to export an output pulse signal;One control terminal of one third switch, the third switch is electrical Couple a second node, a first end of the third switch to receive the output pulse signal, the third switch One second end connects a low preset potential;One the 4th switchs, the second section described in a control terminal electric property coupling of the 4th switch Point, it is described 4th switch a first end electric property coupling described in first node, it is described 4th switch a second end connection described in Low preset potential;And one the 5th switch, it is described 5th switch a control terminal electric property coupling described in first node, the described 5th One first end of switch is to receive a frequency signal, the one third node of a second end electric property coupling of the 5th switch;Its Described in second switch further include the capacitor of source electrode covering and the capacitor of a drain electrode covering, the capacitor of source electrode covering Device structure is designed as island type.
It the purpose of the application and solves its technical problem and adopts the following technical solutions to realize.
In the embodiment of the application, one the 4th switch, a control terminal electric property coupling of the 4th switch are further included The second node, it is described 4th switch a first end electric property coupling described in first node, it is described 4th switch one second End connects the low preset potential.
In the embodiment of the application, one the 5th switch, a control terminal electric property coupling of the 5th switch are further included The first node, a first end of the 5th switch is to receive a frequency signal, a second end of the 5th switch One third node of electric property coupling.
In the embodiment of the application, a sub- pull-down circuit is further included, the described of the control circuit is electrically connected at First node and the low preset potential;The sub- pull-down circuit, the output pulse to receive the control circuit are believed Number.
In the embodiment of the application, a sub- pull-down circuit controller is further included, the control circuit is electrically connected at The low preset potential and the sub- pull-down circuit.
In the embodiment of the application, the second switch structure is designed as island type.
In the embodiment of the application, when short circuit occurs for the second switch, laser cutting is used.
In the embodiment of the application, when short circuit occurs for the capacitor of the source electrode covering in the second switch, Use laser cutting.
The application utilizes laser preparing, effectively promotes array substrate yield.
Detailed description of the invention
Fig. 1 a is exemplary liquid crystal display schematic diagram.
Fig. 1 b is the liquid crystal display schematic diagram of one embodiment of the application.
Fig. 1 c is exemplary thompson circuit diagram.
Fig. 1 d is exemplary hoist point output waveform diagram.
Fig. 2 is exemplary control circuit schematic diagram.
Fig. 3 is exemplary hoist point and output of pulse signal waveform diagram.
Fig. 4 is the control circuit schematic diagram of one embodiment of the application.
Fig. 5 a is the thin-film transistor structure schematic diagram in exemplary control circuit.
Fig. 5 b is the thin-film transistor structure schematic diagram in the control circuit of one embodiment of the application.
Fig. 6 a is the thin film transistor (TFT) schematic diagram in exemplary control circuit.
Fig. 6 b is that the capacitor design of the source electrode covering in the thin film transistor (TFT) in the control circuit of one embodiment of the application is shown It is intended to.
Fig. 7 is the control circuit schematic diagram in the array substrate of one embodiment of the application.
Specific embodiment
The explanation of following embodiment is to can be used to the particular implementation of implementation to illustrate the application with reference to additional schema Example.The direction term that the application is previously mentioned, such as "upper", "lower", "front", "rear", "left", "right", "inner", "outside", " side " Deng being only the direction with reference to annexed drawings.Therefore, the direction term used be to illustrate and understand the application, rather than to Limit the application.
Attached drawing and explanation are considered inherently illustrative, rather than restrictive.The similar list of structure in the figure Member is to be given the same reference numerals.In addition, in order to understand and be convenient for description, the size and thickness of each component shown in the accompanying drawings are It is arbitrarily shown, but the application is without being limited thereto.
In the accompanying drawings, for clarity, the thickness in layer, film, panel, region etc. is exaggerated.In the accompanying drawings, in order to understand With convenient for description, the thickness of some layer and region is exaggerated.It will be appreciated that ought such as layer, film, region or substrate component quilt Referred to as " " another component "upper" when, the component can be directly on another component, or there may also be middle groups Part.
In addition, in the description, unless explicitly described as opposite, otherwise word " comprising " will be understood as meaning to wrap The component is included, but is not excluded for any other component.In addition, in the description, " above " means to be located at target group Part either above or below, and be not intended to must be positioned on the top based on gravity direction.
Further to illustrate that the application is the technical means and efficacy reaching predetermined goal of the invention and being taken, below in conjunction with Attached drawing and specific embodiment, it is specific real to the display panel of a kind of control circuit and its application that are proposed according to the application Mode, structure, feature and its effect are applied, detailed description is as follows.
Fig. 1 a is exemplary liquid crystal display schematic diagram, please refers to Fig. 1 a, a kind of exemplary liquid crystal display 10, including One colored filter substrate 100, array basal plate 110 and a driving chip 103, to driving circuit.
Fig. 1 b is the liquid crystal display schematic diagram of one embodiment of the application, Fig. 1 b is please referred to, in the embodiment of the application In, it is a kind of with grid array driving liquid crystal display 11, including a colored filter substrate 100, array basal plate 110 and One grid array driving 105, gate driving circuit to be produced in array substrate 110.
Fig. 1 c is exemplary thompson circuit diagram.Please refer to Fig. 1 c, a kind of thompson circuit 12, including an input Pulse signal circuit 120 and a frequency signal circuit 130, the input pulse signal circuit 120 to provide preliminary filling power supply to The thompson circuit 12, and when the frequency signal circuit 130 provides frequency signal coupling, so that hoist point reaches high The quasi- current potential of voltage.
Fig. 1 d is exemplary hoist point output waveform diagram.Fig. 1 c and Fig. 1 d is please referred to, due to general grid array Drive (Gate On Array, GOA) in actuation, hoist point can all have a preliminary filling signal 120 to come in the preliminary filling 140, So that hoist point hoist point when frequency signal 130 couples (coupling) reaches high voltage level 150 so that thin film transistor (TFT) Opening allows signal smoothly to transmit.
Fig. 2 is exemplary control circuit schematic diagram.Referring to FIG. 2, in the embodiment of the application, a kind of control electricity Road 14, including multi-stage shift register, each shift register include: a first switch T10, and the one of the first switch T10 Control terminal 101a is to receive a first end 101b of control signal a ST, the first switch T10 to receive the control The one first node P1 (n) of a second end 101c electric property coupling of signal ST, the first switch T10;One second switch T20, institute State first node P1 (n) described in a control terminal 201a electric property coupling of second switch T20, the one first of the second switch T20 End 201b is to receive a second end 201c of frequency signal a CK, the second switch T20 to export pulse letter Number G (n);And one third switch T30, the third switch T30 one second node P2 of a control terminal 301a electric property coupling (n), a first end 301b of the third switch T30 is to receive the output pulse signal G (n), the third switch T30 The low preset potential Vss of a second end 301c connection one;One the 4th switch T40, a control terminal 401a of the 4th switch T40 First node P1 described in a first end 401b electric property coupling of second node P2 (n) described in electric property coupling, the 4th switch T40 (n), a second end 401c connection low preset potential Vss of the 4th switch T40;One the 5th switch T50, the described 5th First node P1 (n), a first end 501b of the 5th switch T50 described in a control terminal 501a electric property coupling of switch T50 To receive the one third node P3 (n) of a second end 501c electric property coupling of frequency signal a CK, the 5th switch T50;One Sub- pull-down circuit 310, be electrically connected at the control circuit 14 the first node P1 (n) and the low preset potential Vss; The sub- pull-down circuit 310, to receive the output pulse signal G (n) of the control circuit 14;And one son drop-down electricity Road controller 320 is electrically connected at the low preset potential Vss and the sub- pull-down circuit 310 of the control circuit 14.
Fig. 3 is exemplary hoist point and output of pulse signal waveform diagram.Referring to FIG. 3, one in the application is real It applies in example, since frequency signal (CK) is a cycle signal, hoist point (Coupling Boost can be coupled always Point waveform), the wave for causing pulse output signals (G output) to malfunction in non-grid (Gate line) opening time Shape 122,124, and then cause picture abnormal.
Fig. 4 is the control circuit schematic diagram of one embodiment of the application.Referring to FIG. 4, in the embodiment of the application, one Kind control circuit 15 (citing: shift scratch circuit), including multi-stage shift register, each shift register include: one first A control terminal 101a of switch T10, the first switch T10 are to receive a control signal ST, and the one of the first switch T10 First end 101b is to receive the control signal ST, a second end 101c electric property coupling one first of the first switch T10 Node P1 (n);First node P1 described in a control terminal 201a electric property coupling of one second switch T20, the second switch T20 (n), a first end 201b of the second switch T20 is to receive a frequency signal CK, and the one second of the second switch T20 Hold 201c to export an output pulse signal G (n);And a third switch T30, a control terminal of the third switch T30 One second node P2 (n) of 301a electric property coupling, a first end 301b of the third switch T30 is to receive the output pulse The low preset potential Vss of a second end 301c connection one of signal G (n), the third switch T30;One the 4th switch T40, it is described Second node P2 (n) described in a control terminal 401a electric property coupling of 4th switch T40, a first end of the 4th switch T40 A second end 401c connection low preset potential of first node P1 (n) described in 401b electric property coupling, the 4th switch T40 Vss;First node P1 (n) described in a control terminal 501a electric property coupling of one the 5th switch T50, the 5th switch T50, it is described A first end 501b of 5th switch T50 is to receive a frequency signal CK, a second end 501c electricity of the 5th switch T50 Property coupling one third node P3 (n);One sub- pull-down circuit 310, is electrically connected at the first node of the control circuit 15 P1 (n) and the low preset potential Vss;The sub- pull-down circuit 310, to receive the output arteries and veins of the control circuit 15 Rush signal G (n);And a sub- pull-down circuit controller 320, it is electrically connected at the low preset potential of the control circuit 15 Vss and the sub- pull-down circuit 310;Wherein the second switch T20 further includes capacitor 220 and a drain electrode for source electrode covering 220 structure of capacitor of the capacitor 210 of covering, the source electrode covering is designed as island type.
In the embodiment of the application, the second switch T20 structure is designed as island type.
In the embodiment of the application, when short circuit occurs for the second switch T20, laser cutting is used.
In the embodiment of the application, the capacitor 220 of the source electrode covering in the second switch T20 occurs short Lu Shi uses laser cutting.
Referring to FIG. 4, in the embodiment of the application, a kind of display panel, comprising: first substrate (not shown);With And the second substrate (not shown), it is oppositely arranged with the first substrate;It further include a kind of 15 (citing: shift register electricity of control circuit Road), including multi-stage shift register, each shift register include: a first switch T10, a control of the first switch T10 End 101a processed is to receive a first end 101b of control signal a ST, the first switch T10 to receive the control letter Number ST, the one first node P1 (n) of a second end 101c electric property coupling of the first switch T10;One second switch T20, it is described First node P1 (n) described in a control terminal 201a electric property coupling of second switch T20, a first end of the second switch T20 201b is to receive a second end 201c of frequency signal a CK, the second switch T20 to export an output pulse signal G (n);And one third switch T30, the third switch T30 one second node P2 (n) of a control terminal 301a electric property coupling, institute A first end 301b of third switch T30 is stated to receive the output pulse signal G (n), the one of the third switch T30 The low preset potential Vss of two end 301c connection one;A control terminal 401a electrical property coupling of one the 4th switch T40, the 4th switch T40 Meet the second node P2 (n), first node P1 (n) described in a first end 401b electric property coupling of the 4th switch T40, institute State a second end 401c connection low preset potential Vss of the 4th switch T40;One the 5th switch T50, the 5th switch A first end 501b of first node P1 (n) described in a control terminal 501a electric property coupling of T50, the 5th switch T50 to Receive the one third node P3 (n) of a second end 501c electric property coupling of frequency signal a CK, the 5th switch T50;Under one son Puller circuit 310, be electrically connected at the control circuit 15 the first node P1 (n) and the low preset potential Vss;It is described Sub- pull-down circuit 310, to receive the output pulse signal G (n) of the control circuit 15;An and sub- pull-down circuit control Device 320 processed is electrically connected at the low preset potential Vss and the sub- pull-down circuit 310 of the control circuit 15;Wherein institute It states second switch T20 and further includes the capacitor 220 of source electrode covering and the capacitor 210 of a drain electrode covering, the source electrode covering 220 structure of capacitor be designed as island type.
Fig. 5 a is the thin-film transistor structure schematic diagram in exemplary control circuit.Fig. 5 a is please referred to, the application's Thin-film transistor structure 20 in one embodiment, in a kind of control circuit, comprising: the capacitor 221 of source electrode covering and a leakage The capacitor 211 of pole covering.
Fig. 5 b is the thin-film transistor structure schematic diagram in the control circuit of one embodiment of the application.Fig. 5 b is please referred to, A kind of thin-film transistor structure 21 in the embodiment of the application, in control circuit, comprising: the capacitor of source electrode covering 221a, 221b and the capacitor 211 of a drain electrode covering, capacitor 221a, 221b structure of the source electrode covering are designed as island Type.
Fig. 6 a is the thin film transistor (TFT) schematic diagram in exemplary control circuit.Fig. 6 a is please referred to, one in the application is real It applies in example, the thin film transistor (TFT) 30 in a kind of control circuit, comprising: the capacitor 305 of source electrode covering and a drain electrode covering Capacitor 306.
Fig. 6 b is that the capacitor design of the source electrode covering in the thin film transistor (TFT) in the control circuit of one embodiment of the application is shown It is intended to.Fig. 6 b is please referred to, a kind of thin film transistor (TFT) 35 in the embodiment of the application, in control circuit a, comprising: source electrode The capacitor 351 of covering and the capacitor 352 of a drain electrode covering, 351 structure of capacitor of the source electrode covering are designed as island Type.
Fig. 7 is the control circuit schematic diagram in the array substrate of one embodiment of the application.Referring to FIG. 7, in this Shen
Control circuit 40 in an embodiment please, in a kind of array substrate, comprising: one is covered using the source electrode after laser cutting 410 structure of capacitor, cause open circuit can normally export grid signal.
In some embodiments of the application, display panel may include liquid crystal display (Liquid Crystal Display, LCD) panel, wherein liquid crystal display (Liquid Crystal Display, LCD) panel includes: switch arrays (thin film Transistor, TFT) substrate, liquid crystal chromatic filter layer (color filter, CF) substrate and be formed between two substrates Layer, display panel or be Organic Light Emitting Diode (Organic Light-Emitting Diode, OLED) panel or quantum Point luminescent diode (Quantum Dots Light-Emitting Diode, QLED) panel.
The application utilizes laser preparing, effectively promotes array substrate yield.
" in some embodiments " and " in various embodiments " terms are used repeatedly etc..The term is not usually Refer to identical embodiment;But it may also mean that identical embodiment.The words such as "comprising", " having " and " comprising " are synonymous Word, unless its context meaning shows other meanings.
The above is only embodiments herein, not makes any form of restriction to the application, although the application It is disclosed above with specific embodiment, however it is not limited to the application, any person skilled in the art, not It is detached within the scope of technical scheme, when the technology contents using the disclosure above make a little change or are modified to equivalent change The equivalent embodiment of change, but all contents without departing from technical scheme, the technical spirit according to the application is to the above reality Any simple modification, equivalent change and modification made by example are applied, in the range of still falling within technical scheme.

Claims (10)

1. a kind of control circuit, which is characterized in that including multi-stage shift register, each shift register includes:
One first switch, a control terminal of the first switch is to receive a control signal, and the one first of the first switch End is to receive the control signal, one first node of a second end electric property coupling of the first switch;
One second switch, first node described in a control terminal electric property coupling of the second switch, the one of the second switch One end is to receive a frequency signal, and a second end of the second switch is to export an output pulse signal;And
One third switch, one second node of a control terminal electric property coupling of the third switch, the one first of the third switch End connects a low preset potential to receive the output pulse signal, a second end of the third switch;
Wherein the second switch further includes the capacitor of drain electrode covering, and the capacitor arrangement of the source electrode covering is designed as island Shape type.
2. control circuit as described in claim 1, which is characterized in that it further includes one the 4th and switchs, the one of the 4th switch Second node described in control terminal electric property coupling, first node described in a first end electric property coupling of the 4th switch, described the One second end of four switches connects the low preset potential.
3. control circuit as described in claim 1, which is characterized in that it further includes one the 5th and switchs, the one of the 5th switch First node described in control terminal electric property coupling, a first end of the 5th switch is to receive a frequency signal, and the described 5th The one third node of a second end electric property coupling of switch.
4. control circuit as described in claim 1, which is characterized in that further include a sub- pull-down circuit, be electrically connected at described The first node of control circuit and the low preset potential;The sub- pull-down circuit, to receive the control circuit The output pulse signal.
5. control circuit as claimed in claim 4, which is characterized in that further include a sub- pull-down circuit controller, be electrically connected The low preset potential and the sub- pull-down circuit in the control circuit.
6. control circuit as described in claim 1, which is characterized in that the second switch structure is designed as island type.
7. control circuit as described in claim 1, which is characterized in that when short circuit occurs for the second switch, cut using laser It cuts.
8. control circuit as described in claim 1, which is characterized in that the capacitor of the source electrode covering in the second switch When short circuit occurs for device, laser cutting is used.
9. a kind of control circuit, which is characterized in that including multi-stage shift register, each shift register includes:
One first switch, a control terminal of the first switch is to receive a control signal, and the one first of the first switch End is to receive the control signal, one first node of a second end electric property coupling of the first switch;
One second switch, first node described in a control terminal electric property coupling of the second switch, the one of the second switch One end is to receive a frequency signal, and a second end of the second switch is to export an output pulse signal;
One third switch, one second node of a control terminal electric property coupling of the third switch, the one first of the third switch End connects a low preset potential to receive the output pulse signal, a second end of the third switch;
One the 4th switch, second node described in a control terminal electric property coupling of the 4th switch, the one the of the 4th switch One second end of first node described in the electric property coupling of one end, the 4th switch connects the low preset potential;And
One the 5th switch, first node described in a control terminal electric property coupling of the 5th switch, the one the of the 5th switch One end is to receive a frequency signal, the one third node of a second end electric property coupling of the 5th switch;
Wherein the second switch further includes the capacitor of source electrode covering and the capacitor of a drain electrode covering, the source electrode covering Capacitor arrangement be designed as island type.
10. a kind of display panel, comprising:
First substrate;And
The second substrate is oppositely arranged with the first substrate;
It is characterized by also including a kind of control circuit, including multi-stage shift register, each shift register includes:
One first switch, a control terminal of the first switch is to receive a control signal, and the one first of the first switch End is to receive the control signal, one first node of a second end electric property coupling of the first switch;
One second switch, first node described in a control terminal electric property coupling of the second switch, the one of the second switch One end is to receive a frequency signal, and a second end of the second switch is to export an output pulse signal;
One third switch, one second node of a control terminal electric property coupling of the third switch, the one first of the third switch End connects a low preset potential to receive the output pulse signal, a second end of the third switch;
One the 4th switch, second node described in a control terminal electric property coupling of the 4th switch, the one the of the 4th switch One second end of first node described in the electric property coupling of one end, the 4th switch connects the low preset potential;And
One the 5th switch, first node described in a control terminal electric property coupling of the 5th switch, the one the of the 5th switch One end is to receive a frequency signal, the one third node of a second end electric property coupling of the 5th switch;
Wherein the second switch further includes the capacitor of source electrode covering and the capacitor of a drain electrode covering, the source electrode covering Capacitor arrangement be designed as island type.
CN201811354380.3A 2018-11-14 2018-11-14 Control circuit and display panel applying same Active CN109410858B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201811354380.3A CN109410858B (en) 2018-11-14 2018-11-14 Control circuit and display panel applying same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201811354380.3A CN109410858B (en) 2018-11-14 2018-11-14 Control circuit and display panel applying same

Publications (2)

Publication Number Publication Date
CN109410858A true CN109410858A (en) 2019-03-01
CN109410858B CN109410858B (en) 2021-02-09

Family

ID=65473321

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201811354380.3A Active CN109410858B (en) 2018-11-14 2018-11-14 Control circuit and display panel applying same

Country Status (1)

Country Link
CN (1) CN109410858B (en)

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101901569A (en) * 2009-05-27 2010-12-01 聚合物视象有限公司 A method for manufacturing a display panel and a display panel provided with repairable elements
CN102929055A (en) * 2012-11-05 2013-02-13 京东方科技集团股份有限公司 Pixel structure, array substrate and liquid crystal display device
CN107068093A (en) * 2017-05-05 2017-08-18 惠科股份有限公司 Shift register circuit and display panel using same
CN107123404A (en) * 2017-05-27 2017-09-01 惠科股份有限公司 Shift register circuit and display panel using same
CN107134267A (en) * 2017-05-27 2017-09-05 惠科股份有限公司 Shift register circuit and display panel using same
CN107146584A (en) * 2017-05-05 2017-09-08 惠科股份有限公司 Shift register circuit, waveform generation method thereof and display panel applying same
CN107492361A (en) * 2017-09-26 2017-12-19 惠科股份有限公司 Shift register circuit and display panel using same
CN107980167A (en) * 2016-12-19 2018-05-01 深圳市柔宇科技有限公司 The production method of capacitance, flat-panel monitor and capacitance
CN108231021A (en) * 2017-12-26 2018-06-29 惠科股份有限公司 Shift register circuit and display panel
CN108594553A (en) * 2018-05-08 2018-09-28 京东方科技集团股份有限公司 A kind of array substrate, its restorative procedure and display device

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101901569A (en) * 2009-05-27 2010-12-01 聚合物视象有限公司 A method for manufacturing a display panel and a display panel provided with repairable elements
CN102929055A (en) * 2012-11-05 2013-02-13 京东方科技集团股份有限公司 Pixel structure, array substrate and liquid crystal display device
CN107980167A (en) * 2016-12-19 2018-05-01 深圳市柔宇科技有限公司 The production method of capacitance, flat-panel monitor and capacitance
CN107068093A (en) * 2017-05-05 2017-08-18 惠科股份有限公司 Shift register circuit and display panel using same
CN107146584A (en) * 2017-05-05 2017-09-08 惠科股份有限公司 Shift register circuit, waveform generation method thereof and display panel applying same
CN107123404A (en) * 2017-05-27 2017-09-01 惠科股份有限公司 Shift register circuit and display panel using same
CN107134267A (en) * 2017-05-27 2017-09-05 惠科股份有限公司 Shift register circuit and display panel using same
CN107492361A (en) * 2017-09-26 2017-12-19 惠科股份有限公司 Shift register circuit and display panel using same
CN108231021A (en) * 2017-12-26 2018-06-29 惠科股份有限公司 Shift register circuit and display panel
CN108594553A (en) * 2018-05-08 2018-09-28 京东方科技集团股份有限公司 A kind of array substrate, its restorative procedure and display device

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
戴亚翔: "《TFT-LCD面板的驱动与设计》", 30 April 2006, 五南图书出版股份有限公司 *

Also Published As

Publication number Publication date
CN109410858B (en) 2021-02-09

Similar Documents

Publication Publication Date Title
CN107492361A (en) Shift register circuit and display panel using same
CN107134267B (en) Shift register circuit and display panel using same
CN107146584B (en) Shift register circuit, waveform generation method thereof and display panel applying same
US20150206477A1 (en) Array substrate, driving method thereof, and display device
CN107068093A (en) Shift register circuit and display panel using same
CN106206674B (en) Frame-free displaying device and preparation method thereof
CN107886901B (en) Pixel-driving circuit, display panel and its driving method
CN109671398A (en) Driving method, display panel and the display device of pixel-driving circuit
KR20170121327A (en) Smart pixel lighting and display microcontroller
CN110033732A (en) Micro light-emitting diode display panel, driving method and display device
CN104882451B (en) A kind of array base palte and preparation method thereof, display panel and display device
KR102592306B1 (en) Display apparatus and driving method thereof
CN107589608A (en) Display device and method for eliminating shutdown ghost
CN109192164A (en) Display device and method for eliminating shutdown ghost
CN108877645A (en) Pixel circuit and its driving method, display panel, mosaic screen
US10643559B2 (en) Display panel driving apparatus and driving method thereof
CN109064972A (en) Dot structure, driving method, pixel circuit and display panel
CN112991951B (en) Display panel and display device
CN107016973A (en) Shift register circuit and display panel using same
CN108231033A (en) Array substrate and display panel
CN109410858A (en) Control circuit and display panel applying same
CN108922482A (en) Display panel and driving method thereof
CN109461414A (en) Driving circuit and method of display device
CN106409221B (en) Multi-panel display pixel circuits and its driving method, multi-panel OLED display
CN106991984B (en) Shift register circuit and display panel using the same

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant