CN109374951A - A kind of synchronization signal detection circuit based on FPGA - Google Patents

A kind of synchronization signal detection circuit based on FPGA Download PDF

Info

Publication number
CN109374951A
CN109374951A CN201811358929.6A CN201811358929A CN109374951A CN 109374951 A CN109374951 A CN 109374951A CN 201811358929 A CN201811358929 A CN 201811358929A CN 109374951 A CN109374951 A CN 109374951A
Authority
CN
China
Prior art keywords
fpga
voltage
synchronization signal
sfc
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201811358929.6A
Other languages
Chinese (zh)
Other versions
CN109374951B (en
Inventor
赵莉
史振翔
江远标
柳毅
杜鹏
夏雨霖
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Power Equipment Research Institute Co Ltd
Original Assignee
Shanghai Power Equipment Research Institute Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Power Equipment Research Institute Co Ltd filed Critical Shanghai Power Equipment Research Institute Co Ltd
Priority to CN201811358929.6A priority Critical patent/CN109374951B/en
Publication of CN109374951A publication Critical patent/CN109374951A/en
Application granted granted Critical
Publication of CN109374951B publication Critical patent/CN109374951B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R19/00Arrangements for measuring currents or voltages or for indicating presence or sign thereof
    • G01R19/0084Arrangements for measuring currents or voltages or for indicating presence or sign thereof measuring voltage only

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Supply And Distribution Of Alternating Current (AREA)

Abstract

The present invention provides a kind of synchronization signal detection circuit based on FPGA, including the voltage collecting device for measuring starting of static frequency conversion device SFC input side network voltage, voltage collecting device input terminal connects SFC, the voltage signal inputs of voltage collecting device output end connection synchronization signal detection plate SU, the input terminal of on-site programmable gate array FPGA in the synchronous signal output end connection master board of SU, the pressure that the pressure of FPGA adopts guarantor's signal output end connection SU adopt guarantor's signal input part.FPGA adopts information-preserving number according to synchronization signal generation pressure and send to SU, pressure adopts information-preserving number for avoiding the silicon-controlled of triggering SFC bridge side from generating interference to sample circuit, mains voltage signal is not acquired when control machines start, to guarantee the accuracy of synchronization signal detection.The configuration of the present invention is simple, low in cost, reliable performance are suitable for a wide range of promote the use of.

Description

A kind of synchronization signal detection circuit based on FPGA
Technical field
The present invention relates to a kind of synchronization signal detection circuits, more particularly to one kind is for realizing starting of static frequency conversion device SFC inputs the circuit of the synchronization signal detection of network voltage.
Background technique
Starting of static frequency conversion device SFC is widely used in the fields such as large-scale combustion engine unit and pumped storage machine.It will hair Motor is used as synchronous motor, provides the power supply of variable voltage and frequency to generator by SFC, while controlling Excitation Adjustment Device is saved, exciting current appropriate is added to generator amature during startup, to make unit starting.It is defeated to step up SFC Frequency out, is stepped up rotor speed, to meet the requirement of combustion engine unit raising speed.
The bridge side of starting of static frequency conversion device SFC by Group of Silicon Controlled Rectifier at three phase full bridge controlled rectification circuit, by grid side AC power source is transformed to DC power supply.When SFC normal output voltage, bridge work is in rectification state, by changing rectifier and trigger Realize the control to DC voltage and electric current in angle.
The core of bridge control is to generate synchronization signal by measurement grid side ac voltage signal, then further according to same It walks signal and trigger delay angle generates trigger pulse, trigger three phase full bridge controlled rectification circuit.
Existing sync signal detection apparatus, usually directly send ac voltage signal into master control borad, according to alternating current It presses through zero point and determines synchronization signal, anti-interference is poor, affects the accuracy of testing result.
Summary of the invention
The technical problem to be solved by the present invention is to how realize the synchronization of starting of static frequency conversion device SFC input network voltage The accurate detection of signal.
In order to solve the above-mentioned technical problem, the technical solution of the present invention is to provide a kind of synchronization signal detections based on FPGA Circuit, it is characterised in that: including the voltage collecting device for measuring starting of static frequency conversion device SFC input side network voltage, Voltage collecting device input terminal connects SFC, and the voltage signal that voltage collecting device output end connects synchronization signal detection plate SU is defeated Enter end, the input terminal of the on-site programmable gate array FPGA in the synchronous signal output end connection master board of SU, the pressure of FPGA The pressure for adopting guarantor's signal output end connection SU adopts guarantor's signal input part.
Preferably, the voltage collecting device is voltage transformer.
Preferably, the voltage collecting device is divider resistance.
Preferably, the power grid three-phase alternating voltage signal of the input side of the SFC accesses SU by voltage collecting device;SU The synchronization signal of the three-phase alternating voltage signal is generated, and the synchronization signal is sent into the FPGA in master board;FPGA The start pulse signal that the bridge side of SFC is generated according to the synchronization signal and trigger delay angle, drive the bridge side of SFC can It controls silicon and generates the DC voltage and electric current needed;FPGA adopts information-preserving number also according to synchronization signal generation pressure and send to SU, and pressure is adopted Information-preserving number, for avoiding the silicon-controlled of triggering SFC bridge side from generating interference to sample circuit, is not adopted when control machines start Collect mains voltage signal, to guarantee the accuracy of synchronization signal detection.
Preferably, the pressure adopt information-preserving number be point take shielding sampled signal on trigger pulse head, and other times into Row sampled signal.
Device provided by the invention overcomes the deficiencies in the prior art, synchronizes signal detection by SU, passes through FPGA Information-preserving number is adopted to pressure to control, enhances the anti-interference of system, realizes starting of static frequency conversion device SFC input power grid electricity The accurate detection of the synchronization signal of pressure.Apparatus structure is simple, low in cost, reliable performance, is suitable for a wide range of promote the use of.
Detailed description of the invention
Fig. 1 is the synchronization signal detection loop structure schematic diagram provided in this embodiment based on FPGA;
Fig. 2 is that pressure adopts guarantor's signal schematic representation.
Specific embodiment
Present invention will be further explained below with reference to specific examples.
Fig. 1 be the synchronization signal detection loop structure schematic diagram provided in this embodiment based on FPGA, it is described based on The synchronization signal detection circuit of FPGA includes the voltage acquisition for measuring starting of static frequency conversion device SFC input side network voltage Device, voltage collecting device input terminal connect starting of static frequency conversion device SFC, and voltage collecting device output end connects synchronization signal The voltage signal inputs of detection plate SU, the synchronous signal output end of synchronization signal detection plate SU connect the scene in master board The input terminal of programmable gate array FPGA, the pressure of on-site programmable gate array FPGA, which is adopted, protects signal output end connection synchronization signal inspection The pressure of drafting board SU adopts guarantor's signal input part.
In the present embodiment, the voltage collecting device for measuring starting of static frequency conversion device SFC input side network voltage is Voltage transformer pt or divider resistance.
Synchronization signal detection circuit provided in this embodiment based on FPGA is in use, by starting of static frequency conversion device SFC Input side power grid three-phase alternating voltage signal it is same by the secondary side of voltage transformer pt or divider resistance partial pressure access Signal detection plate SU is walked, the synchronization signal that synchronization signal detection plate SU generates three-phase alternating voltage signal is sent into master board On-site programmable gate array FPGA, the touching that on-site programmable gate array FPGA is determined according to the synchronization signal and control algolithm of detection The start pulse signal that delay angle generates the bridge side of starting of static frequency conversion device SFC is sent out, starting of static frequency conversion device SFC is driven Bridge side silicon-controlled generation need DC voltage and electric current.On-site programmable gate array FPGA is produced also according to synchronization signal Raw pressure is adopted information-preserving number and is sent to synchronization signal detection plate SU, and pressure adopts information-preserving number for avoiding the silicon-controlled to adopting of triggering SFC bridge side Sample circuit generates interference, mains voltage signal is not acquired when control machines start, to ensure that synchronization signal detection Accuracy.
Wherein, the generation of trigger delay angle is realized by the DSP in master board, according to DC current reference value and actual value Comparison determine trigger delay angle.
Pressure is adopted information-preserving number and is generated by FPGA, takes shielding sampled signal on trigger pulse head point, and other times carry out Sampled signal.As shown in Fig. 2, allowing pressure to adopt information-preserving number in head pulse is 0, then synchronization signal detection plate SU is without sampling and to letter It number is kept;Allowing pressure to adopt information-preserving number in other times is 1, then synchronization signal detection plate SU is sampled.
The above, only presently preferred embodiments of the present invention, not to the present invention in any form with substantial limitation, It should be pointed out that under the premise of not departing from the method for the present invention, can also be made for those skilled in the art Several improvement and supplement, these are improved and supplement also should be regarded as protection scope of the present invention.All those skilled in the art, Without departing from the spirit and scope of the present invention, when made using disclosed above technology contents it is a little more Dynamic, modification and the equivalent variations developed, are equivalent embodiment of the invention;Meanwhile all substantial technologicals pair according to the present invention The variation, modification and evolution of any equivalent variations made by above-described embodiment, still fall within the range of technical solution of the present invention It is interior.

Claims (5)

1. a kind of synchronization signal detection circuit based on FPGA, it is characterised in that: including for measuring starting of static frequency conversion device The voltage collecting device of SFC input side network voltage, voltage collecting device input terminal connect SFC, voltage collecting device output end The voltage signal inputs of synchronization signal detection plate SU are connected, the scene in the synchronous signal output end connection master board of SU can The input terminal of gate array FPGA is programmed, the pressure that the pressure of FPGA adopts guarantor's signal output end connection SU adopts guarantor's signal input part.
2. a kind of synchronization signal detection circuit based on FPGA as described in claim 1, it is characterised in that: the voltage acquisition Device is voltage transformer.
3. a kind of synchronization signal detection circuit based on FPGA as described in claim 1, it is characterised in that: the voltage acquisition Device is divider resistance.
4. a kind of synchronization signal detection circuit based on FPGA as described in claim 1, it is characterised in that: the SFC's is defeated The power grid three-phase alternating voltage signal for entering side accesses SU by voltage collecting device;SU generates the three-phase alternating voltage signal Synchronization signal, and the synchronization signal is sent into the FPGA in master board;FPGA is according to the synchronization signal and trigger delay Angle generates the start pulse signal of the bridge side of SFC, the DC voltage and electricity for driving the silicon-controlled generation of the bridge side of SFC to need Stream;FPGA adopts information-preserving number also according to synchronization signal generation pressure and send to SU, and pressure adopts information-preserving number for avoiding triggering SFC bridge side It is silicon-controlled to sample circuit generate interference, mains voltage signal is not acquired when control machines start, to guarantee to synchronize The accuracy of signal detection.
5. a kind of synchronization signal detection circuit based on FPGA as claimed in claim 4, it is characterised in that: the pressure is adopted information-preserving It number is to take shielding sampled signal on trigger pulse head point, and other times carry out sampled signal.
CN201811358929.6A 2018-11-15 2018-11-15 Synchronous signal detection loop based on FPGA Active CN109374951B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201811358929.6A CN109374951B (en) 2018-11-15 2018-11-15 Synchronous signal detection loop based on FPGA

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201811358929.6A CN109374951B (en) 2018-11-15 2018-11-15 Synchronous signal detection loop based on FPGA

Publications (2)

Publication Number Publication Date
CN109374951A true CN109374951A (en) 2019-02-22
CN109374951B CN109374951B (en) 2024-03-19

Family

ID=65389031

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201811358929.6A Active CN109374951B (en) 2018-11-15 2018-11-15 Synchronous signal detection loop based on FPGA

Country Status (1)

Country Link
CN (1) CN109374951B (en)

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1061286A (en) * 1990-11-05 1992-05-20 中国科学院武汉岩土力学研究所 The pile integrity tester that has time function synchronous amplification signal device
CN202889185U (en) * 2012-09-17 2013-04-17 苏州天辰马智能设备有限公司 Soft start device of busbar voltage of AC current servo driver
US20140240145A1 (en) * 2012-03-14 2014-08-28 State Grid Hubei Electric Power Research Institute Method for detecting time synchronization ability of real-time measuring device based on time variable
CN104865513A (en) * 2015-06-05 2015-08-26 山东晶导微电子有限公司 Surge current testing circuit with function of detection
CN205265582U (en) * 2015-12-02 2016-05-25 哈尔滨电机厂有限责任公司 Static excitation system synchronization signal detection device of generator
US20170110996A1 (en) * 2015-10-16 2017-04-20 Kohler Co. Segmented Waveform Converter on Controlled Field Variable Speed Generator
CN106788021A (en) * 2016-12-19 2017-05-31 华北电力科学研究院有限责任公司 A kind of field power supply synchronous signal acquisition processing method and processing device
CN206431192U (en) * 2016-12-20 2017-08-22 广州擎天实业有限公司 The quick transmitter of voltage x current based on synchronizing signal
CN209417127U (en) * 2018-11-15 2019-09-20 上海发电设备成套设计研究院有限责任公司 Synchronization signal detection circuit based on FPGA

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1061286A (en) * 1990-11-05 1992-05-20 中国科学院武汉岩土力学研究所 The pile integrity tester that has time function synchronous amplification signal device
US20140240145A1 (en) * 2012-03-14 2014-08-28 State Grid Hubei Electric Power Research Institute Method for detecting time synchronization ability of real-time measuring device based on time variable
CN202889185U (en) * 2012-09-17 2013-04-17 苏州天辰马智能设备有限公司 Soft start device of busbar voltage of AC current servo driver
CN104865513A (en) * 2015-06-05 2015-08-26 山东晶导微电子有限公司 Surge current testing circuit with function of detection
US20170110996A1 (en) * 2015-10-16 2017-04-20 Kohler Co. Segmented Waveform Converter on Controlled Field Variable Speed Generator
CN205265582U (en) * 2015-12-02 2016-05-25 哈尔滨电机厂有限责任公司 Static excitation system synchronization signal detection device of generator
CN106788021A (en) * 2016-12-19 2017-05-31 华北电力科学研究院有限责任公司 A kind of field power supply synchronous signal acquisition processing method and processing device
CN206431192U (en) * 2016-12-20 2017-08-22 广州擎天实业有限公司 The quick transmitter of voltage x current based on synchronizing signal
CN209417127U (en) * 2018-11-15 2019-09-20 上海发电设备成套设计研究院有限责任公司 Synchronization signal detection circuit based on FPGA

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
杨伟珍等: "可控硅三相变流器智能监测的研究", 《煤矿机械》 *

Also Published As

Publication number Publication date
CN109374951B (en) 2024-03-19

Similar Documents

Publication Publication Date Title
CN108282124A (en) The rotor position angle compensation method of motor vector controlled
CN101207352B (en) Control method and control device of power supply soft launch for intermittent power supply by balance beam type pumping unit
CN103746622B (en) Based on three-stage brushless generator power supply control device and the method for single tube IGBT
CN105915130B (en) A kind of pump control method and its device of position-sensor-free magneto
CN102937672A (en) Three-phase alternating current phase sequence detection method and detection device for grid-connected equipment
CN109581219A (en) A kind of brushless AC generator excitation system fault detection method
CN102629849B (en) A kind of device of online adaptation of motor for automatic operation at optimum efficiency
CN205193510U (en) Novel aircraft electrical power generating system tests platform device
CN103888042A (en) Off-line recognition method for alternating current asynchronous motor mutual inductance parameters
CN108449000B (en) Simulation architecture and hardware design principle circuit of aircraft starting power generation system
CN216900787U (en) Generator rotor winding insulation fault detection device and system
CN209417127U (en) Synchronization signal detection circuit based on FPGA
CN203396916U (en) Generator rotating rectifier detection device
CN103248058A (en) Magnetically-controlled reactor control system
CN109062077B (en) Pumped storage variable speed unit power generation and electric test system and control method thereof
CN202153252U (en) Induction over-voltage-resistance tester based on AC frequency conversion technology
CN211905608U (en) Dynamic die test device for static variable frequency starting system of gas turbine generator
CN109374951A (en) A kind of synchronization signal detection circuit based on FPGA
CN101858922A (en) Method for measuring speed and detecting yawing of generator of wind generating set
CN104333287B (en) A kind of DSP vector control system pulsewidth modulation pol-icy code performs Method Of Time Measurement
CN103123376A (en) Performance testing device of soft starter
CN205940829U (en) HXN3 diesel locomotive high power diesel engine direct current power -test system
CN102944761A (en) Three-phase alternating current phase sequence detection method and detection device for grid-connected equipment
KR101462439B1 (en) Method and Regulating Device for Controlling Output Voltage
CN209513946U (en) For asynchronous machine to the frequency converter test device for dragging power generation

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant