CN109374951A - A Synchronous Signal Detection Loop Based on FPGA - Google Patents

A Synchronous Signal Detection Loop Based on FPGA Download PDF

Info

Publication number
CN109374951A
CN109374951A CN201811358929.6A CN201811358929A CN109374951A CN 109374951 A CN109374951 A CN 109374951A CN 201811358929 A CN201811358929 A CN 201811358929A CN 109374951 A CN109374951 A CN 109374951A
Authority
CN
China
Prior art keywords
voltage
signal
fpga
sfc
synchronization signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201811358929.6A
Other languages
Chinese (zh)
Other versions
CN109374951B (en
Inventor
赵莉
史振翔
江远标
柳毅
杜鹏
夏雨霖
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Power Equipment Research Institute Co Ltd
Original Assignee
Shanghai Power Equipment Research Institute Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Power Equipment Research Institute Co Ltd filed Critical Shanghai Power Equipment Research Institute Co Ltd
Priority to CN201811358929.6A priority Critical patent/CN109374951B/en
Publication of CN109374951A publication Critical patent/CN109374951A/en
Application granted granted Critical
Publication of CN109374951B publication Critical patent/CN109374951B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R19/00Arrangements for measuring currents or voltages or for indicating presence or sign thereof
    • G01R19/0084Arrangements for measuring currents or voltages or for indicating presence or sign thereof measuring voltage only

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Supply And Distribution Of Alternating Current (AREA)

Abstract

本发明提供了一种基于FPGA的同步信号检测回路,包括用于测量静止变频启动装置SFC输入侧电网电压的电压采集装置,电压采集装置输入端连接SFC,电压采集装置输出端连接同步信号检测板SU的电压信号输入端,SU的同步信号输出端连接主控制板上的现场可编程门阵列FPGA的输入端,FPGA的压采保信号输出端连接SU的压采保信号输入端。FPGA根据同步信号产生压采保信号送至SU,压采保信号用于避免触发SFC网桥侧的可控硅对采样电路产生干扰,当可控硅触发开始时不采集电网电压信号,从而保证同步信号检测的准确性。本发明结构简单,成本低廉,性能可靠,适于大范围推广使用。

The invention provides a synchronization signal detection loop based on FPGA, including a voltage acquisition device for measuring the grid voltage on the SFC input side of a static variable frequency starting device, the input end of the voltage acquisition device is connected to the SFC, and the output end of the voltage acquisition device is connected to a synchronization signal detection board The voltage signal input terminal of the SU and the synchronization signal output terminal of the SU are connected to the input terminal of the field programmable gate array FPGA on the main control board, and the voltage sampling protection signal output terminal of the FPGA is connected to the voltage sampling protection signal input terminal of the SU. The FPGA generates a voltage sampling protection signal according to the synchronization signal and sends it to the SU. The voltage sampling protection signal is used to avoid the interference of the thyristor on the SFC bridge side to the sampling circuit. When the thyristor starts to trigger, the grid voltage signal is not collected, so as to ensure Accuracy of sync signal detection. The invention has the advantages of simple structure, low cost and reliable performance, and is suitable for widespread use.

Description

A kind of synchronization signal detection circuit based on FPGA
Technical field
The present invention relates to a kind of synchronization signal detection circuits, more particularly to one kind is for realizing starting of static frequency conversion device SFC inputs the circuit of the synchronization signal detection of network voltage.
Background technique
Starting of static frequency conversion device SFC is widely used in the fields such as large-scale combustion engine unit and pumped storage machine.It will hair Motor is used as synchronous motor, provides the power supply of variable voltage and frequency to generator by SFC, while controlling Excitation Adjustment Device is saved, exciting current appropriate is added to generator amature during startup, to make unit starting.It is defeated to step up SFC Frequency out, is stepped up rotor speed, to meet the requirement of combustion engine unit raising speed.
The bridge side of starting of static frequency conversion device SFC by Group of Silicon Controlled Rectifier at three phase full bridge controlled rectification circuit, by grid side AC power source is transformed to DC power supply.When SFC normal output voltage, bridge work is in rectification state, by changing rectifier and trigger Realize the control to DC voltage and electric current in angle.
The core of bridge control is to generate synchronization signal by measurement grid side ac voltage signal, then further according to same It walks signal and trigger delay angle generates trigger pulse, trigger three phase full bridge controlled rectification circuit.
Existing sync signal detection apparatus, usually directly send ac voltage signal into master control borad, according to alternating current It presses through zero point and determines synchronization signal, anti-interference is poor, affects the accuracy of testing result.
Summary of the invention
The technical problem to be solved by the present invention is to how realize the synchronization of starting of static frequency conversion device SFC input network voltage The accurate detection of signal.
In order to solve the above-mentioned technical problem, the technical solution of the present invention is to provide a kind of synchronization signal detections based on FPGA Circuit, it is characterised in that: including the voltage collecting device for measuring starting of static frequency conversion device SFC input side network voltage, Voltage collecting device input terminal connects SFC, and the voltage signal that voltage collecting device output end connects synchronization signal detection plate SU is defeated Enter end, the input terminal of the on-site programmable gate array FPGA in the synchronous signal output end connection master board of SU, the pressure of FPGA The pressure for adopting guarantor's signal output end connection SU adopts guarantor's signal input part.
Preferably, the voltage collecting device is voltage transformer.
Preferably, the voltage collecting device is divider resistance.
Preferably, the power grid three-phase alternating voltage signal of the input side of the SFC accesses SU by voltage collecting device;SU The synchronization signal of the three-phase alternating voltage signal is generated, and the synchronization signal is sent into the FPGA in master board;FPGA The start pulse signal that the bridge side of SFC is generated according to the synchronization signal and trigger delay angle, drive the bridge side of SFC can It controls silicon and generates the DC voltage and electric current needed;FPGA adopts information-preserving number also according to synchronization signal generation pressure and send to SU, and pressure is adopted Information-preserving number, for avoiding the silicon-controlled of triggering SFC bridge side from generating interference to sample circuit, is not adopted when control machines start Collect mains voltage signal, to guarantee the accuracy of synchronization signal detection.
Preferably, the pressure adopt information-preserving number be point take shielding sampled signal on trigger pulse head, and other times into Row sampled signal.
Device provided by the invention overcomes the deficiencies in the prior art, synchronizes signal detection by SU, passes through FPGA Information-preserving number is adopted to pressure to control, enhances the anti-interference of system, realizes starting of static frequency conversion device SFC input power grid electricity The accurate detection of the synchronization signal of pressure.Apparatus structure is simple, low in cost, reliable performance, is suitable for a wide range of promote the use of.
Detailed description of the invention
Fig. 1 is the synchronization signal detection loop structure schematic diagram provided in this embodiment based on FPGA;
Fig. 2 is that pressure adopts guarantor's signal schematic representation.
Specific embodiment
Present invention will be further explained below with reference to specific examples.
Fig. 1 be the synchronization signal detection loop structure schematic diagram provided in this embodiment based on FPGA, it is described based on The synchronization signal detection circuit of FPGA includes the voltage acquisition for measuring starting of static frequency conversion device SFC input side network voltage Device, voltage collecting device input terminal connect starting of static frequency conversion device SFC, and voltage collecting device output end connects synchronization signal The voltage signal inputs of detection plate SU, the synchronous signal output end of synchronization signal detection plate SU connect the scene in master board The input terminal of programmable gate array FPGA, the pressure of on-site programmable gate array FPGA, which is adopted, protects signal output end connection synchronization signal inspection The pressure of drafting board SU adopts guarantor's signal input part.
In the present embodiment, the voltage collecting device for measuring starting of static frequency conversion device SFC input side network voltage is Voltage transformer pt or divider resistance.
Synchronization signal detection circuit provided in this embodiment based on FPGA is in use, by starting of static frequency conversion device SFC Input side power grid three-phase alternating voltage signal it is same by the secondary side of voltage transformer pt or divider resistance partial pressure access Signal detection plate SU is walked, the synchronization signal that synchronization signal detection plate SU generates three-phase alternating voltage signal is sent into master board On-site programmable gate array FPGA, the touching that on-site programmable gate array FPGA is determined according to the synchronization signal and control algolithm of detection The start pulse signal that delay angle generates the bridge side of starting of static frequency conversion device SFC is sent out, starting of static frequency conversion device SFC is driven Bridge side silicon-controlled generation need DC voltage and electric current.On-site programmable gate array FPGA is produced also according to synchronization signal Raw pressure is adopted information-preserving number and is sent to synchronization signal detection plate SU, and pressure adopts information-preserving number for avoiding the silicon-controlled to adopting of triggering SFC bridge side Sample circuit generates interference, mains voltage signal is not acquired when control machines start, to ensure that synchronization signal detection Accuracy.
Wherein, the generation of trigger delay angle is realized by the DSP in master board, according to DC current reference value and actual value Comparison determine trigger delay angle.
Pressure is adopted information-preserving number and is generated by FPGA, takes shielding sampled signal on trigger pulse head point, and other times carry out Sampled signal.As shown in Fig. 2, allowing pressure to adopt information-preserving number in head pulse is 0, then synchronization signal detection plate SU is without sampling and to letter It number is kept;Allowing pressure to adopt information-preserving number in other times is 1, then synchronization signal detection plate SU is sampled.
The above, only presently preferred embodiments of the present invention, not to the present invention in any form with substantial limitation, It should be pointed out that under the premise of not departing from the method for the present invention, can also be made for those skilled in the art Several improvement and supplement, these are improved and supplement also should be regarded as protection scope of the present invention.All those skilled in the art, Without departing from the spirit and scope of the present invention, when made using disclosed above technology contents it is a little more Dynamic, modification and the equivalent variations developed, are equivalent embodiment of the invention;Meanwhile all substantial technologicals pair according to the present invention The variation, modification and evolution of any equivalent variations made by above-described embodiment, still fall within the range of technical solution of the present invention It is interior.

Claims (5)

1.一种基于FPGA的同步信号检测回路,其特征在于:包括用于测量静止变频启动装置SFC输入侧电网电压的电压采集装置,电压采集装置输入端连接SFC,电压采集装置输出端连接同步信号检测板SU的电压信号输入端,SU的同步信号输出端连接主控制板上的现场可编程门阵列FPGA的输入端,FPGA的压采保信号输出端连接SU的压采保信号输入端。1. a synchronous signal detection loop based on FPGA, is characterized in that: comprise the voltage acquisition device that is used to measure the grid voltage of the SFC input side of the static variable frequency starting device, the voltage acquisition device input terminal is connected to the SFC, and the voltage acquisition device output terminal is connected to the synchronous signal The voltage signal input terminal of the detection board SU and the synchronization signal output terminal of the SU are connected to the input terminal of the field programmable gate array FPGA on the main control board, and the voltage sampling protection signal output terminal of the FPGA is connected to the voltage sampling protection signal input terminal of the SU. 2.如权利要求1所述的一种基于FPGA的同步信号检测回路,其特征在于:所述电压采集装置为电压互感器。2 . The FPGA-based synchronous signal detection loop according to claim 1 , wherein the voltage acquisition device is a voltage transformer. 3 . 3.如权利要求1所述的一种基于FPGA的同步信号检测回路,其特征在于:所述电压采集装置为分压电阻。3 . The FPGA-based synchronous signal detection loop according to claim 1 , wherein the voltage acquisition device is a voltage dividing resistor. 4 . 4.如权利要求1所述的一种基于FPGA的同步信号检测回路,其特征在于:所述SFC的输入侧的电网三相交流电压信号通过电压采集装置接入SU;SU产生所述三相交流电压信号的同步信号,并将所述同步信号送入主控制板上的FPGA;FPGA根据所述同步信号和触发延迟角产生SFC的网桥侧的触发脉冲信号,驱动SFC的网桥侧的可控硅产生需要的直流电压和电流;FPGA还根据所述同步信号产生压采保信号送至SU,压采保信号用于避免触发SFC网桥侧的可控硅对采样电路产生干扰,当可控硅触发开始时不采集电网电压信号,从而保证同步信号检测的准确性。4. A FPGA-based synchronous signal detection loop as claimed in claim 1, characterized in that: the three-phase AC voltage signal of the power grid on the input side of the SFC is connected to the SU through a voltage acquisition device; the SU generates the three-phase AC voltage signal. The synchronization signal of the AC voltage signal, and the synchronization signal is sent to the FPGA on the main control board; the FPGA generates the trigger pulse signal on the bridge side of the SFC according to the synchronization signal and the trigger delay angle, and drives the bridge side of the SFC. The thyristor generates the required DC voltage and current; the FPGA also generates a voltage sampling protection signal according to the synchronization signal and sends it to the SU. The voltage sampling protection signal is used to avoid triggering the thyristor on the SFC bridge side to interfere with the sampling circuit. When The grid voltage signal is not collected at the beginning of the thyristor triggering, so as to ensure the accuracy of the synchronization signal detection. 5.如权利要求4所述的一种基于FPGA的同步信号检测回路,其特征在于:所述压采保信号是在触发脉冲头部分采取屏蔽采样信号,而其他时间进行采样信号。5 . The FPGA-based synchronous signal detection loop according to claim 4 , wherein the voltage sampling and holding signal is a mask sampling signal in the trigger pulse head part, and sampling signals are carried out at other times. 6 .
CN201811358929.6A 2018-11-15 2018-11-15 Synchronous signal detection loop based on FPGA Active CN109374951B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201811358929.6A CN109374951B (en) 2018-11-15 2018-11-15 Synchronous signal detection loop based on FPGA

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201811358929.6A CN109374951B (en) 2018-11-15 2018-11-15 Synchronous signal detection loop based on FPGA

Publications (2)

Publication Number Publication Date
CN109374951A true CN109374951A (en) 2019-02-22
CN109374951B CN109374951B (en) 2024-03-19

Family

ID=65389031

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201811358929.6A Active CN109374951B (en) 2018-11-15 2018-11-15 Synchronous signal detection loop based on FPGA

Country Status (1)

Country Link
CN (1) CN109374951B (en)

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1061286A (en) * 1990-11-05 1992-05-20 中国科学院武汉岩土力学研究所 The pile integrity tester that has time function synchronous amplification signal device
CN202889185U (en) * 2012-09-17 2013-04-17 苏州天辰马智能设备有限公司 Soft start device of busbar voltage of AC current servo driver
US20140240145A1 (en) * 2012-03-14 2014-08-28 State Grid Hubei Electric Power Research Institute Method for detecting time synchronization ability of real-time measuring device based on time variable
CN104865513A (en) * 2015-06-05 2015-08-26 山东晶导微电子有限公司 Surge current testing circuit with function of detection
CN205265582U (en) * 2015-12-02 2016-05-25 哈尔滨电机厂有限责任公司 Static excitation system synchronization signal detection device of generator
US20170110996A1 (en) * 2015-10-16 2017-04-20 Kohler Co. Segmented Waveform Converter on Controlled Field Variable Speed Generator
CN106788021A (en) * 2016-12-19 2017-05-31 华北电力科学研究院有限责任公司 A kind of field power supply synchronous signal acquisition processing method and processing device
CN206431192U (en) * 2016-12-20 2017-08-22 广州擎天实业有限公司 The quick transmitter of voltage x current based on synchronizing signal
CN209417127U (en) * 2018-11-15 2019-09-20 上海发电设备成套设计研究院有限责任公司 Synchronization Signal Detection Circuit Based on FPGA

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1061286A (en) * 1990-11-05 1992-05-20 中国科学院武汉岩土力学研究所 The pile integrity tester that has time function synchronous amplification signal device
US20140240145A1 (en) * 2012-03-14 2014-08-28 State Grid Hubei Electric Power Research Institute Method for detecting time synchronization ability of real-time measuring device based on time variable
CN202889185U (en) * 2012-09-17 2013-04-17 苏州天辰马智能设备有限公司 Soft start device of busbar voltage of AC current servo driver
CN104865513A (en) * 2015-06-05 2015-08-26 山东晶导微电子有限公司 Surge current testing circuit with function of detection
US20170110996A1 (en) * 2015-10-16 2017-04-20 Kohler Co. Segmented Waveform Converter on Controlled Field Variable Speed Generator
CN205265582U (en) * 2015-12-02 2016-05-25 哈尔滨电机厂有限责任公司 Static excitation system synchronization signal detection device of generator
CN106788021A (en) * 2016-12-19 2017-05-31 华北电力科学研究院有限责任公司 A kind of field power supply synchronous signal acquisition processing method and processing device
CN206431192U (en) * 2016-12-20 2017-08-22 广州擎天实业有限公司 The quick transmitter of voltage x current based on synchronizing signal
CN209417127U (en) * 2018-11-15 2019-09-20 上海发电设备成套设计研究院有限责任公司 Synchronization Signal Detection Circuit Based on FPGA

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
杨伟珍等: "可控硅三相变流器智能监测的研究", 《煤矿机械》 *

Also Published As

Publication number Publication date
CN109374951B (en) 2024-03-19

Similar Documents

Publication Publication Date Title
CN103439679B (en) Intelligent substation mutual inductor data collection system absolute time delay detection device and method
CN108282124A (en) The rotor position angle compensation method of motor vector controlled
CN101388637B (en) Dual feed-back wind power generator robust controlling method having feed-forward compensation
CN104935214B (en) Excitation control method for starting stage of aviation tertiary starting power generation system
CN101719753B (en) Method for detecting initial rotor position of static variable frequency starter motor in pumped storage power station
CN105974247A (en) System and method for testing conductive slip ring
CN103888042A (en) Off-line recognition method for alternating current asynchronous motor mutual inductance parameters
CN104201938B (en) Frequency converter soft start method based on CPLD
CN108449000B (en) Simulation architecture and hardware design principle circuit of aircraft starting power generation system
CN106841900A (en) The failure detector and method of micro electromagnetic generator unit stator winding
CN103777139B (en) A kind of on-load tap changers of transformers pick-up unit and detection method
CN103248058A (en) Magnetically-controlled reactor control system
CN104615129A (en) Hardware-in-loop testing device of alternating current servo motor
CN202153252U (en) Induction over-voltage-resistance tester based on AC frequency conversion technology
CN113965128B (en) Permanent magnet motor integrated driving and detecting system and method
CN109374951A (en) A Synchronous Signal Detection Loop Based on FPGA
CN103809089B (en) Method for generating calibration pulses for detecting partial discharges in high-voltage installations
CN203259874U (en) Test device for soft starter turn-off and performance conversion
CN203351100U (en) Movable mould test bench for energy conversion based on permanent magnet wind generator
CN209513946U (en) For asynchronous machine to the frequency converter test device for dragging power generation
CN103123376A (en) Performance testing device of soft starter
CN209417127U (en) Synchronization Signal Detection Circuit Based on FPGA
CN205940829U (en) HXN3 diesel locomotive high power diesel engine direct current power -test system
CN107222149B (en) Motor power factor detection system under the conditions of a kind of non-sinusoidal power supply
CN201359634Y (en) Integral intelligent debugging device for excitation equipment

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant