CN109300985A - The single wall MOS of annular grid structure2Nanotube field effect pipe - Google Patents

The single wall MOS of annular grid structure2Nanotube field effect pipe Download PDF

Info

Publication number
CN109300985A
CN109300985A CN201810994852.5A CN201810994852A CN109300985A CN 109300985 A CN109300985 A CN 109300985A CN 201810994852 A CN201810994852 A CN 201810994852A CN 109300985 A CN109300985 A CN 109300985A
Authority
CN
China
Prior art keywords
mos
single wall
nanotube
field effect
grid
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201810994852.5A
Other languages
Chinese (zh)
Inventor
沈志豪
赵剑飞
江斌
王伟
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nanjing Post and Telecommunication University
Nanjing University of Posts and Telecommunications
Original Assignee
Nanjing Post and Telecommunication University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nanjing Post and Telecommunication University filed Critical Nanjing Post and Telecommunication University
Priority to CN201810994852.5A priority Critical patent/CN109300985A/en
Publication of CN109300985A publication Critical patent/CN109300985A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/775Field effect transistors with one dimensional charge carrier gas channel, e.g. quantum wire FET
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42356Disposition, e.g. buried gate electrode
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B82NANOTECHNOLOGY
    • B82YSPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y10/00Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Thin Film Transistor (AREA)

Abstract

The invention discloses a kind of single wall MOS of annular grid structure2Nanotube field effect pipe, including conducting channel (1), source region (2), drain region (3), grid oxic horizon (4), source electrode (5), drain electrode (6) and grid made of metal (7), the conducting channel (1), source region (2) and drain region (3) use intrinsic semiconductor single wall MOS2Nanotube production, and source region (2) and drain region (3) are subjected to N-type heavy doping using molecule or metal ion.The invention is different from usual MOS2The single layer plane MOS that field-effect tube uses2Structure is used with MOS2For the new structure of the single-walled nanotube of material, single layer plane MOS is overcome2Channel material vulnerable to corrugation and rolling influence, successfully managed edge effect and device composition seriously threatened.

Description

The single wall MOS of annular grid structure2Nanotube field effect pipe
Technical field
The present invention relates to a kind of MOS2Nanotube field effect pipe, the single wall MOS of especially a kind of annular grid structure2Nanotube Field-effect tube.
Background technique
Molybdenum disulfide (MOS2) interacted the stratiform that forms by the S-Mo-S layer of vertical stacking by weak Van der Waals force Material.Each single layer is by two hexagon planes of S atom and the hexagon set of planes for the Mo atom being clipped between S atom layer At.Insertion by the mechanical stripping based on adhesive tape or based on lithium can obtain stable single layer MOS2.Body MOS2 (Bulk MOS2) it is the indirect semiconductor that band gap is 1.2eV, and single layer MOS2It is the direct semiconductor that band gap is 1.8eV.2010 first Secondary successful single layer MOS2The visual presentation of transistor uses HfO2As gate dielectric, it is to demonstrate mobility at room temperature The single layer MOS of 200cm 2V-1s-12Transistor, ON/OFF electric current ratio are more than 1 × 10 8, and subthreshold swing (SS) is 74mV/ dec。
From single layer MOS2Since Metal Oxide Semiconductor Field Effect Transistor (MOSFET) device and logic are demonstrated, transition Metal dichalcogenides (MX2: wherein M represents transition metal, and X represents chalcogen) cause MOS device community very More concerns.This material has apparent advantage compared with graphene, because their form of single sheet has non-zero band gap, this is right It is enforceable in switch application.
Although MOS2Field-effect tube has by its excellent electrology characteristic in the following nanoelectronic application field wide Prospect, but single layer MOS2Vulnerable to corrugation and the influence rolled, this can obvious limit device for single layer channel as nanotube Performance, and its edge effect also also constitutes device performance and seriously threatens.
Summary of the invention
Goal of the invention: the technical problem to be solved in the present invention is to provide a kind of single wall MOS of annular grid structure2Nanotube field Effect pipe, it can overcome single layer MOS2Channel material vulnerable to corrugation and rolling influence, successfully managed edge effect Device composition is seriously threatened.
Technical solution: the single wall MOS of annular grid structure of the present invention2Nanotube field effect pipe, including conducting channel, Source region, drain region, grid oxic horizon, source electrode, drain electrode and grid made of metal, it is characterised in that: the conducting channel, source Area and drain region are single wall MOS2Nanotube, grid oxic horizon are looped around conducting channel, source region, the appearance in drain region in coaxial fashion Face, grid are looped around the outer surface of grid oxic horizon in coaxial fashion.
In order to carrier can preferably stable transmission, the conducting channel, source region and drain region are that a basic sign is partly led Body single wall MOS2Nanotube.
In order to obtain more efficient carrier concentration, preferable electrology characteristic is realized, the source region and drain region use Molecule or metal ion carry out N-type heavy doping.
In order to reduce drain current, and as the increase of tube diameters has smaller carrier effective mass and higher On-state current, MOS2 nanometers of the composition conducting channel, source region and the single wall in drain region tube thickness can be limited to 2.5- 5nm。
When predicting quasi- trajectory electric current using mean free path calculating, if by the length limitation of the conducting channel In 100-200nm, the trajectory value in drain current reduces 62%-75%.
Heretofore described grid oxic horizon can be the high-K gate oxide layer made of atomic deposition method.
The utility model has the advantages that the present invention is applied in field-effect tube structure, MOS can be significantly improved2The performance of device, in ON state Performance good enough is shown in terms of electric current, on/off ratio, mutual conductance, inherent delay time and cutoff frequency, and can be used for 10nm skill Art node.
Detailed description of the invention
Fig. 1 is view in transverse section of the invention;
Fig. 2 is the A-A longitdinal cross-section diagram along Fig. 1.
Specific embodiment
As shown in Figure 1, the single wall MOS of annular grid structure of the present invention2The conducting channel 1 of nanotube field effect pipe, source region 2 An intrinsic semiconductor single wall MOS is used with drain region 32Nanotube production, the conducting channel 1 that most middle section is used as, both ends are adopted After carrying out N-type heavy doping with molecule or metal ion, respectively as the single wall MOS of annular grid structure2Nanotube field effect pipe Source region 2 and drain region 3;Outside the conducting channel 1, source region 2 and drain region 3, one layer of high-K gate is generated using atomic deposition method Oxide layer 4, the single wall MOS in 4 one layer of metal electrode of outer reprecipitation of grid oxic horizon, as annular grid structure2Nanotube field effect Should pipe grid 7, etch source lead hole respectively on the grid oxic horizon 4 being located on source region 2 and drain region 3 and drain electrode drawn String holes prepares the source electrode 5 in the source lead hole, and the drain electrode 6 is prepared in drain lead hole.The grid Oxide layer 4 and grid 7 are all in coaxial fashion around single wall MOS2Nanotube.Shown in Fig. 2 is the single wall MOS of annular grid structure2 The longitdinal cross-section diagram of nanotube field effect pipe A-A along Fig. 1, the field-effect tube are hollow structures, and tube wall is from the inside to the outside by concentric Circular single wall MOS2Nanotube, high-K gate oxide layer and metal gates are constituted.The invention is different from usual MOS2Field-effect tube The single layer plane MOS of use2Structure uses one kind with MOS2For the new structure of the single-walled nanotube of material, single layer is overcome Plane MOS2Channel material vulnerable to corrugation and rolling influence, successfully managed the serious prestige that edge effect constitutes device The side of body, the MOS of the structure2Nanotube is realized in the lab.
In order to verify the technical effects of the present invention, by being in harmony the sub- numerical solution two dimension unbalance distribution (NEGF) of full dose certainly Equation and Poisson (Poisson) equation construct and are suitable for improving MOS2The single wall of the annular grid structure of the performance of field-effect tube MOS2The Transport Model of nanotube field effect pipe.The model based in single wall MOS2 nanotube field effect pipe potential and charge it is close Degree is in harmony calculating certainly.Detailed process is to give a grid voltage in grid 7, goes out its charge density using NEGF equation calculation, Charge density substitution Poisson's equation is solved into single wall MOS again2Electrostatic potential in nanotube channel, the potential that then will be acquired again Again it substitutes into NEGF equation and is calculated, iteration is until obtaining self-consistent solution repeatedly.The calculating of charge density is benefit With unbalance distribution method.The sluggish Green's function of device be [DATTA S.Nanoscale device modeling: The Green’s function method[J].Superlattices Microstruct,2000,28(4): 253– 278.]:
G (E)=[EI-H- ∑S-∑D]-1. (1)
In formula, E is the potential difference of source electrode 2 and drain electrode 3, and I is unit matrix, ΣSAnd ΣDRespectively device source and drain electrode The self energy item of contribution can be found out according to surface Green's function by iteration.Extended matrix ГSГDWith spectrum density ASADRespectively [VENUGOPAL R,PAULSSON M,GOASGUEN S,et al.A simple quantum mechanical treatment of scattering nanoscale transistors[J].J Appl Phys,2003,93(9):5613- 5625.]:
For solving the density matrix of Poisson's equation are as follows:
Wherein A (Ek, x) and it is spectral density matrix, Ek, x is the energy of conductive level, and η is the chemical potential of contact, f0It is Fermi Function.
The carrier density obtained by NEGF equation calculation is put into Poisson's equation, to calculate more accurate current potential of being in harmony certainly Conjecture value goes to calculate better ntot, for calculating the convergency value of transmission matrix T (E) are as follows:
T (E)=Trace [ASΓD]=Trace [ADΓS]. (5)
Thus the electric current I of conducting channel 1 can be calculatedDAre as follows:
Wherein e is electron charge, and h is Planck's constant, fSAnd fDIt is the Fermi function in source electrode and drain electrode contact, ηSWith ηDIt is source and chemical potential respectively, number 4 indicates single wall MOS2Spin degeneracy and paddy degeneracy in nanotube.
Channel conductance can calculate:
Wherein gvIt is paddy degeneracy, number 2 is spin degeneracy, and f is the Fermi function.
Result of study shows that the single wall MOS2 nanometer tube device structure of annular grid structure is compared with traditional structure, has Many advantages, such as: in on-state current, on/off ratio, mutual conductance, it is good enough to show in terms of inherent delay time and cutoff frequency Performance, can be used for 10nm technology node.In single wall MOS2Nanotube has smaller when 2.5-5nm with the increase of diameter Carrier effective mass and higher on-state current, and drain current is reduced.Quasi- bullet is predicted using mean free path calculating Road electric current observes that long channel length reduces 62%-75% for the trajectory value in the drain current of 100-200nm.

Claims (6)

1. a kind of single wall MOS of annular grid structure2Nanotube field effect pipe, including conducting channel (1), source region (2), drain region (3), Grid oxic horizon (4), source electrode (5), drain electrode (6) and grid made of metal (7), it is characterised in that: the conducting channel (1), source region (2) and drain region (3) are single wall MOS2Nanotube, grid oxic horizon (4) are looped around conducting channel in coaxial fashion (1), source region (2), drain region (3) outer surface, grid (7) is looped around the outer surface of grid oxic horizon (4) in coaxial fashion.
2. the single wall MOS of annular grid structure according to claim 12Nanotube field effect pipe, it is characterised in that: described Conducting channel (1), source region (2) and drain region (3) are an intrinsic semiconductor single wall MOS2Nanotube.
3. the single wall MOS of annular grid structure according to claim 12Nanotube field effect pipe, it is characterised in that: described Source region (2) and drain region (3) are using molecule or metal ion progress N-type heavy doping.
4. the single wall MOS of annular grid structure according to claim 12Nanotube field effect pipe, it is characterised in that: described The single wall MOS2 nanotube of conducting channel (1), source region (2) and drain region (3) is constituted with a thickness of 2.5-5nm.
5. single wall MOS according to claim 12Nanotube field effect pipe, it is characterised in that: the conducting channel (1) Length is 100-200nm.
6. according to claim 1 to single wall MOS described in 52Nanotube field effect pipe, it is characterised in that: the grid oxic horizon It (4) is high-K gate oxide layer.
CN201810994852.5A 2018-08-29 2018-08-29 The single wall MOS of annular grid structure2Nanotube field effect pipe Pending CN109300985A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201810994852.5A CN109300985A (en) 2018-08-29 2018-08-29 The single wall MOS of annular grid structure2Nanotube field effect pipe

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201810994852.5A CN109300985A (en) 2018-08-29 2018-08-29 The single wall MOS of annular grid structure2Nanotube field effect pipe

Publications (1)

Publication Number Publication Date
CN109300985A true CN109300985A (en) 2019-02-01

Family

ID=65165773

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201810994852.5A Pending CN109300985A (en) 2018-08-29 2018-08-29 The single wall MOS of annular grid structure2Nanotube field effect pipe

Country Status (1)

Country Link
CN (1) CN109300985A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110186979A (en) * 2019-05-28 2019-08-30 南京邮电大学 A kind of field effect transistor applied to highly sensitive gas sensor
CN110459562A (en) * 2019-07-30 2019-11-15 武汉华星光电半导体显示技术有限公司 Foldable display panel and preparation method thereof

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103137691A (en) * 2011-11-29 2013-06-05 西安电子科技大学 Field effect transistor and manufacture method thereof
US20150129958A1 (en) * 2013-11-12 2015-05-14 Renesas Electronics Corporation Semiconductor apparatus

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103137691A (en) * 2011-11-29 2013-06-05 西安电子科技大学 Field effect transistor and manufacture method thereof
US20150129958A1 (en) * 2013-11-12 2015-05-14 Renesas Electronics Corporation Semiconductor apparatus

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
AMRETASHIS SENGUPTA ET AL: ""Performance limits of transition metal dichalcogenide (MX2) nanotube surround gate ballistic field effect transistors"", 《JOURNAL OF APPLIED PHYSICS》 *

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110186979A (en) * 2019-05-28 2019-08-30 南京邮电大学 A kind of field effect transistor applied to highly sensitive gas sensor
CN110459562A (en) * 2019-07-30 2019-11-15 武汉华星光电半导体显示技术有限公司 Foldable display panel and preparation method thereof
CN110459562B (en) * 2019-07-30 2021-11-23 武汉华星光电半导体显示技术有限公司 Foldable display panel and manufacturing method thereof

Similar Documents

Publication Publication Date Title
Alam et al. Monolayer $\hbox {MoS} _ {2} $ Transistors Beyond the Technology Road Map
Cao et al. 2D semiconductor FETs—Projections and design for sub-10 nm VLSI
Rahman et al. Novel channel materials for ballistic nanoscale MOSFETs-bandstructure effects
Yang et al. 10 nm nominal channel length MoS 2 FETs with EOT 2.5 nm and 0.52 mA/µm drain current
CN110137263A (en) Based on black phosphorus-boron nitride-molybdenum disulfide heterojunction structure floating gate field-effect tube
Pang et al. Sub-1nm eot ws 2-fet with i ds> 600μa/μm at v ds= 1v and ss< 70mv/dec at l g= 40nm
CN109300985A (en) The single wall MOS of annular grid structure2Nanotube field effect pipe
Pan et al. Novel 10-nm gate length MoS 2 transistor fabricated on Si Fin substrate
Liu et al. Impact of edge states on device performance of phosphorene heterojunction tunneling field effect transistors
Mutlu et al. Short-channel double-gate FETs with atomically precise graphene nanoribbons
Feng et al. Advantages of silicon nanowire metal–oxide–semiconductor field-effect transistors over planar ones in noise properties
Ashima et al. Performance analysis of channel and inner gate engineered GAA nanowire FET
Chen et al. A novel negative quantum capacitance field-effect transistor with molybdenum disulfide integrated gate stack and steep subthreshold swing for ultra-low power applications
Kansal et al. Performance Evaluation & linearity distortion analysis for plasma-assisted dual-material carbon nanotube field effect transistor with a SiO2-HfO2 Stacked Gate-Oxide Structure (DM-SGCNFET)
Chen et al. Design of monolayer MoS 2 nanosheet transistors for low-power applications
CN103094347A (en) Carbon nano tube field effect tube of double-material underlap heterogeneous grid structure
Khorshidsavar et al. A computational study of an optimized MOS-like graphene nano ribbon field effect transistor (GNRFET)
Hadi et al. Effects of different oxide thicknesses on the characteristics of CNTFET
Bansal et al. Impact of negative capacitance effect on germanium double gate pFET for enhanced immunity to interface trap charges
Mobarakeh et al. Theoretical logic performance estimation of Silicon, Germanium and SiGe Nanowire Fin-field effect transistor
Tiwari et al. Impact of carrier concentration and bandgap on the performance of double gate GNR-FET
Kumar et al. Performance analysis of dmg-gos junctionless finfet with high-k spacer
Moghaddam et al. Quantum simulation of a junctionless carbon nanotube field-effect transistor under torsional strain
Tahaei et al. A computational study of a heterostructure tunneling carbon nanotube field-effect transistor
Shanto et al. Effect of channel length and dielectric constant on carbon nanotube fet to evaluate the device performance

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
CB03 Change of inventor or designer information

Inventor after: Jiang Bin

Inventor after: Shen Zhihao

Inventor after: Zhao Jianfei

Inventor after: Wang Wei

Inventor before: Shen Zhihao

Inventor before: Zhao Jianfei

Inventor before: Jiang Bin

Inventor before: Wang Wei

CB03 Change of inventor or designer information
RJ01 Rejection of invention patent application after publication

Application publication date: 20190201

RJ01 Rejection of invention patent application after publication