CN109272961A - GOA unit and GOA circuit and its driving method, display device - Google Patents
GOA unit and GOA circuit and its driving method, display device Download PDFInfo
- Publication number
- CN109272961A CN109272961A CN201811364865.0A CN201811364865A CN109272961A CN 109272961 A CN109272961 A CN 109272961A CN 201811364865 A CN201811364865 A CN 201811364865A CN 109272961 A CN109272961 A CN 109272961A
- Authority
- CN
- China
- Prior art keywords
- signal
- control
- output
- goa
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
Include: signal generating circuit the present invention relates to a kind of GOA unit and a kind of GOA circuit and its driving method, display device, the GOA unit, generates the first output signal in the first output end in response to the first input control signal；And signal control circuit, the second output signal is generated in second output terminal in response to the second input signal and first output signal.GOA circuit provided by the invention can be effectively prevented from multi output.
Description
Technical field
The present invention relates in liquid crystal display and OLED display field, in particular to a kind of GOA unit and GOA circuit and its
Driving method, display device.
Background technique
Grid driving (Gate On Array, referred to as: GOA) technology is a kind of GOA circuit by display device in array substrate
The technology being integrated in array substrate.In current OLED display field, since gate drive circuit can replace Gate in array substrate
The use of IC (Integrated Circuit) reduces IC attached process, to reduce the production cost and power consumption of product, and adopts
The narrow frame of display device can also be realized with GOA technology, so it is using more and more extensive.
But in practical GOA circuit, due to the grid effect by various signals for a long time of TFT, so that threshold voltage
Vth can shift, and so as to cause various signal skews or even exception, it is bad that various displays are shown as in actual displayed.Fig. 1
In (a) be GOA unit grid normal condition GOA export；(b) in Fig. 1 shows the grid of GOA unit in abnormal feelings
The multi output phenomenon of output end under condition, may cause picture and band etc. occurs.If there is the different of multi output in a certain GOA unit
Often occur as, due to the cascade connection of GOA circuit, frequently can lead to subsequent GOA unit also will appear multi output, make bad expansion,
Even cause entire GOA circuit that can not work.
Summary of the invention
In order to solve drawbacks described above existing in the prior art, the present invention provides a kind of novel GOA circuit, can be effective
Inhibition output end multi output, avoid various bad caused by multi output, such as display is abnormal, promotes the reliability of GOA circuit.
In addition, this programme does not increase new process in technique, and it is technically easy to accomplish, it can be realized the shielding of multi output exception.
According to the first aspect of the invention, a kind of GOA unit is provided, comprising:
Signal generating circuit generates the first output signal in the first output end in response to the first input control signal；And
Signal control circuit generates second in second output terminal in response to the second input signal and first output signal
Output signal.
In one embodiment, the GOA unit includes noise reduction unit, non-output of the noise reduction unit in GOA unit
Period keeps the current potential of the second output terminal.
In one embodiment, the GOA unit includes reset cell, and the reset cell is reset in response to reset signal
The current potential of the second output terminal.
In one embodiment, wherein the signal control circuit include control thin film transistor (TFT), the control film
The grid of transistor connects second input control signal, the first electrode pole connection of the control thin film transistor (TFT) described the
The second electrode pole of one output end and the control thin film transistor (TFT) connects the second output terminal.
In one embodiment, the signal generating circuit includes:
Pull-up module, the signal level in response to pulling up control node control the output end of the signal generating circuit
Output signal level；
Input module exports the first input control signal to the pull-up control node in response to pull-up control signal；
De-noise module eliminates the noise of the pull-up control node in response to the level of noise control node；
Noise control module exports noise control signal to the noise control section in response to noise control driving signal
Point；
Reseting module resets the level of the pull-up control node in response to reseting controling signal；
Pull-down module controls the output signal of the output end of the signal generating circuit in response to drop-down control signal
Level；And
Capacitor is connected between pull-up control node and the output end of the signal generating circuit.
In one embodiment, the GOA unit further includes noise reduction unit, and the noise reduction unit further includes the first film crystalline substance
Body pipe, the grid of the first film transistor are connected to the noise control node, and first electrode is connected to first voltage source,
Second electrode is connected to the second output terminal.
In one embodiment, the GOA unit further includes reset cell, and the reset cell includes the second film crystal
Pipe, the grid of second thin film transistor (TFT) are connected to the reset signal, and first electrode is connected to first voltage source, the
Two electrodes are connected to the second output terminal.
According to the second aspect of the invention, a kind of GOA circuit, including multiple cascade above-mentioned GOA units are provided.
According to the third aspect of the invention we, a kind of method driving above-mentioned GOA circuit is provided, comprising:
First time period, signal generating circuit receive the first input control signal, to generate the first output signal, and believe
Number control circuit receives the second input signal, to generate the second output signal.
According to the fourth aspect of the invention, a kind of display device, including above-mentioned GOA circuit are provided.
A kind of GOA unit according to the present invention and a kind of GOA circuit and its driving method, display device, GOA unit packet
Include: signal generating circuit generates the first output signal in the first output end in response to the first input control signal；And signal control
Circuit processed generates the second output signal in second output terminal in response to the second input signal and first output signal.This hair
The GOA circuit of bright offer can effectively inhibit multi output phenomenon, avoid the various undesirable generations as caused by multi output, mention
The high reliability of GOA circuit.This programme does not increase new process in technique, technically easy to accomplish.
It should be understood that the above general description and the following detailed description are merely exemplary, this can not be limited
Invention.
Detailed description of the invention
To describe the technical solutions in the embodiments of the present invention more clearly, make required in being described below to embodiment
Attached drawing is briefly introduced, it should be apparent that, drawings in the following description are only some embodiments of the invention, for this
For the those of ordinary skill in field, without any creative labor, it can also be obtained according to these attached drawings
His attached drawing.
Fig. 1 is the grid GOA output under normal condition and abnormal conditions respectively of three-level GOA unit；
Fig. 2A is the schematic diagram according to GOA circuit provided in an embodiment of the present invention；
Fig. 2 B is according to GOA circuit diagram provided in an embodiment of the present invention；
Fig. 3 is the circuit timing diagram according to caused by GOA circuit provided in an embodiment of the present invention；And
Fig. 4 is the circuit timing diagram according to GOA circuit provided in an embodiment of the present invention when there is multi output.
Specific embodiment
To make the objectives, technical solutions, and advantages of the present invention clearer, it is described in detail, shows below in conjunction with attached drawing
So, described embodiment is only a part of exemplary embodiment of the present invention, instead of all the embodiments.Based on this hair
Embodiment in bright, all other implementation obtained by those of ordinary skill in the art without making creative efforts
Example, shall fall within the protection scope of the present invention.
It is to be appreciated that the transistor used in all embodiments of the invention all can be switching transistor, film crystal
Pipe or field-effect tube or the identical device of other characteristics.Transistor used by the embodiment of the present invention is mainly.In addition, of the invention
Multiple signals in each embodiment are all corresponding with the first current potential and the second current potential.First current potential and the second current potential only represent the letter
Number current potential have 2 quantity of states, not representing in full text the first current potential or the second current potential has specific numerical value.
GOA circuit has two basic functions: first is output scanning drive signal, and the grid line in driving panel is beaten
The transistor in viewing area is opened, to charge to pixel；Second is shift LD function, when n-th scanning drive signal is defeated
After the completion of out, the output of the N+1 scanning drive signal is carried out by clock control, and is successively handed on.GOA circuit is usual
It is cascaded and is formed by multiple GOA units, each GOA unit corresponds to one-row pixels area, includes multiple sub- pictures in the one-row pixels area
Plain area is formed with thin film transistor (TFT) in each sub-pixel area, the grid connection of multiple thin film transistor (TFT)s in the one-row pixels area,
The output end of GOA unit can be with multiple thin film transistor (TFT), and the grid close to the thin film transistor (TFT) of the GOA unit connects,
GOA unit can control multiple thin film transistor (TFT)s in one-row pixels area by the height of the current potential of the driving signal of its output
Opening and closing, specifically, GOA unit output high potential driving signal when, the driving signal of the high potential can be controlled
Multiple thin film transistor (TFT)s in one-row pixels area processed are opened, should in the driving signal of the output end output low potential of GOA unit
The driving signal of low potential can control the closing of multiple thin film transistor (TFT)s in one-row pixels area.
From the above mentioned, during the work time, each GOA unit circuit can export in each frame to its corresponding grid line
One pulse signal.The control signal of GOA unit circuit usually has enabling signal, clock signal, low level signal, resets letter
Number and other signals such as optional high level signal.Enabling signal is generally generated by certain row GOA before current row GOA, to most opening
Begin one or several GOA units, and system can provide it dedicated square-wave signal as INPUT signal, when starting for every frame
Pulse enabling signal is provided it, the first input control signal STV can be referred to as.
The output signal of GOA unit circuit is generally the output signal provided grid line, and to its lower GOA unit circuit
Enabling signal, grid line output signal can be shared, be also possible to enabling signal (the last one GOA unit individually generated
Without exporting INPUT signal, reset signal is also provided by system, or can be made dedicated reset circuit and be provided reset to it
Signal, the circuit are generally made of several transistors, area of the area occupied less than a GOA unit circuit).
It should be understood that the present disclosure is not limited to aforementioned specific example, those skilled in the art can be according to actual needs
GOA circuit is configured accordingly and is used for executing different functions.
Fig. 2A is the schematic diagram according to GOA circuit provided in an embodiment of the present invention, referring to Fig. 2A, according to embodiments of the present invention
GOA unit, may include: signal generating circuit 100, produced in response to the first input control signal STV in the first output end OCN
Raw first output signal；And signal control circuit 200, exist in response to the second input signal STVD and first output signal
Second output terminal OUT generates the second output signal.
According to the present embodiment, GOA unit may include noise reduction unit 210, and the noise reduction unit 210 is in the non-of GOA unit
The output period keeps the current potential of the second output terminal OUT.
Specifically, in the non-output period, noise reduction unit 210 can be exported the current potential of first voltage source to second defeated
Outlet OUT, to keep the current potential of the second output terminal OUT in the non-output period of GOA unit.
According to the present embodiment, GOA unit includes reset cell 220, and the reset cell 220 is reset in response to reset signal
The current potential of the second output terminal OUT.
Specifically, the control terminal of reset cell 220 is connected to reset signal RESET, and its first end is connected to
One voltage source, second end are connected to second output terminal OUT.Reset cell 220 is in response to reset signal RESET by first voltage source
Current potential export to second output terminal OUT, to reset the current potential of the second output terminal OUT.
According to an embodiment of the invention, the output of signal generating circuit 100 (such as OCN signal generating circuit) is input into
Signal control circuit 200, and signal control circuit 200 is further in response to the second input signal STVD and first output
Signal generates the second output signal.Therefore, no matter the first output end OCN whether multi output, second output terminal OUT terminal can be
Always a pulse is exported under the control of second input signal STVD, thus this circuit can effectively avoid multi output.Into one
Step ground, it is contemplated that the cascade characteristic of GOA circuit itself, if multi output occur in the first row or center row, due to the work of the circuit
With multi output is eliminated in current row, also eliminates multi output therewith subsequent several rows, avoids the expansion of multi output, thus how defeated grid are
It goes wrong and is significantly inhibited.
It should be understood that the signal generating circuit 100 of the disclosure is not limited to OCN signal generating circuit, but can answer
With the signal generating circuit based on other any structures, the disclosure is not specifically limited this.
In the GOA circuit that a-Si or oxide process etc. can not achieve COMS device, boot- is generally used
Strapping structure can generally have 2 nodes in this kind of structure, and (Pulling up, is generally used for pull-up node PU
Draw control, also referred to as pull-up control node) and pull-down node PD (Pulling down is generally used for noise control, also referred to as
Noise control node), this 2 nodes generally use the design structure of reverser (inverter) each other, below with reference to Fig. 2 B
It is introduced in more detail according to the GOA circuit of the embodiment of the present disclosure.
Fig. 2 B is according to GOA circuit diagram provided in an embodiment of the present invention, and it illustrates according to an embodiment of the present disclosure
The specific structure of signal generating circuit 100 (osc signal generation circuit), may include: pull-up module 110, in response to pull-up
The signal level of control node PU controls the level of the output signal of the first output end OCN；Input module 120, in response to pull-up
Control signal exports the first input control signal STV to pull-up control node PU；De-noise module 130, in response to noise control
The level of node PD processed eliminates the noise of pull-up control node PU；Noise control module 150, in response to noise control driving signal
Noise control signal is exported to noise control node PD；And reseting module 160, it resets and pulls up in response to reseting controling signal
The level of control node PU；Pull-down module 170 controls the output signal of the first output end OCN in response to drop-down control signal
Level；And capacitor C1, it is connected between pull-up control node PU and the first output end OCN of signal generating circuit.
Specifically, M1 (M indicates switch element, for example, it may be transistor) may be constructed input module 120, and defeated
The pull-up control signal for entering module 120 can be the first input control signal STV.M5, M9 and M6, M8 may be constructed noise control
Molding block 150, M5, M9 and M6, M8 cascade structure can reduce transistor M5, M9 threshold voltage wave noise control section
The influence of point PD.M3 may be constructed pull-up module 110, and M2 may be constructed reseting module 160, and M4 may be constructed pull-down module 170,
Its grid can connect to reseting controling signal RESET, to be controlled using reseting controling signal as drop-down control signal
The level of the output signal of first output end OCN.M10 may be constructed de-noise module 130.
Fig. 2 B also shows the specific structure of the signal control circuit 200 according to an embodiment of the present disclosure, the signal
Control circuit 200 is connected to the first output end OCN of the signal generating circuit 100 and including controlling thin film transistor (TFT) M3B
With the second input control signal STVD, for controlling the signal of second output terminal OUT.
Wherein, the grid of the control thin film transistor (TFT) M3B connects the second input control signal STVD, the control
The first electrode of thin film transistor (TFT) M3B connect the signal generating circuit 100 the first output end OCN and the control
The second electrode of made membrane transistor M3B connects the second output terminal OUT of the GOA unit.
In conclusion GOA unit provided in an embodiment of the present invention includes: signal generating circuit, controlled in response to the first input
Signal processed generates the first output signal in the first output end；And signal control circuit, in response to the second input signal and described
First output signal generates the second output signal in second output terminal.GOA circuit provided by the invention can effectively inhibit more
Phenomenon is exported, the various undesirable generations as caused by multi output is avoided, improves the reliability of GOA circuit.This programme is in work
Do not increase new process in skill, it is technically easy to accomplish.
In the present embodiment, the noise reduction unit 210 of above-mentioned GOA unit includes first film transistor M11B, so that noise
Inhibited.The grid of first film transistor M11B is connected to noise reduction control node PD, and its first electrode is connected to
One voltage source VSS, second electrode are connected to second output terminal OUT.In the non-output period, noise reduction unit 210 is in response to noise reduction
The current potential of control node PD exports the current potential of first voltage source VSS to second output terminal OUT, thus in the non-defeated of GOA unit
The period keeps the current potential of the second output terminal OUT out.
In one embodiment, the reset cell 220 of above-mentioned GOA unit includes the second thin film transistor (TFT) M4B, the second film
The grid of transistor M4B is connected to reset signal RESET, and its first electrode is connected to first voltage source, and second electrode connects
It is connected to second output terminal OUT.Reset cell 220 exports the current potential of first voltage source to second in response to reset signal RESET
Output end OUT, to reset the current potential of the second output terminal OUT.
According to another aspect of the present invention, a kind of method for driving GOA circuit is provided, comprising: signal generating circuit connects
The first input control signal is received, to generate the first output signal, and signal control circuit receives the second input signal, to generate
Second output signal.More specifically, Fig. 3 is the circuit timing diagram according to caused by GOA circuit provided in an embodiment of the present invention,
It can be applied to specific GOA circuit as shown in Figure 2 B, comprising:
First time period t1, the first input control signal STV are drawn the level for pulling up control node PU by input module
Height, while the level of noise control node PD being dragged down；
Second time period t2, the first clock signal clk increase, and due to the boot strap of capacitor C1, pull up control node PU
The secondary raising of level, the high level of the first clock signal clk is transmitted to by signal generating circuit by pull-up control module
Output end OCN, input module continues to drag down the level of noise control node PD, while the second input control signal STVD passes through
High level is transmitted to the output end OUT of signal control circuit by control thin film transistor (TFT) M3B；
Third time period t 3, reset signal are dragged down the level for pulling up control node PU by reseting module, signal control
Charge at the output end OUT of circuit is discharged by pull-up module, while to be continuously on first thin by noise control node PD
Film transistor M11B persistently drags down the output end OUT of signal control circuit, inhibits noise.
Due to only one high level of the every frame of the second input control signal STVD it can be seen from above-mentioned timing diagram, thus
No matter whether the output end OCN of signal generating circuit there is multi output phenomenon, and the output end OUT of signal control circuit is exported always
One pulse, thus this circuit can effectively avoid multi output phenomenon.
In addition, according to the present embodiment, the step of resetting can use a reset signal and meanwhile reset the first output end and
Second output terminal, to improve drive efficiency.In addition, noise reduction step provides control signal using noise control node PD, because
This simplifies circuit structure, improves drive efficiency.
In view of the cascade characteristic of GOA circuit itself, if there is multi output in the first row or center row, due to the circuit
Effect, multi output are eliminated in current row, and subsequent several rows of multi output is also eliminated therewith, avoids the expansion of multi output, thus grid
Multi output problem is inhibited significantly.
In conclusion GOA circuit provided in an embodiment of the present invention, passes through one letter of output end connection in signal generating circuit
Number control circuit, the signal control circuit include control thin film transistor (TFT) and the second input control signal.Due to the second input control
Only one high level of the every frame of signal processed, so the output end of GOA unit only exports a pulse always, to be effectively prevented from
Grid multi output problems, improve the reliability of GOA circuit.
Fig. 4 is the GOA circuit that provides according to embodiments of the present invention when multi output occurs in the output end of signal generating circuit
Timing diagram.
From fig. 4 it can be seen that although there is multi output phenomenon in the output end OCN of signal generating circuit at this time, because
A pulse is exported always for the output end OUT of signal control circuit, and the output end OUT of GOA circuit only exports an arteries and veins always
Punching, avoids the generation of multi output phenomenon.
The solution of the present invention is described in detail above by reference to specific circuit structure, however the present invention is not limited to above-mentioned tools
The circuit structure of body.
It is to be understood that signal generating circuit of the invention can change any other form as known in the art into,
The shielding to multi output still may be implemented in technical solution of the present invention, and details are not described herein.
Obviously, various changes and modifications can be made to the invention without departing from essence of the invention by those skilled in the art
Mind and range.In this way, if these modifications and changes of the present invention belongs to the range of the claims in the present invention and its equivalent technologies
Within, then the present invention is also intended to include these modifications and variations.
Claims (10)
1. a kind of GOA unit, comprising:
Signal generating circuit generates the first output signal in the first output end in response to the first input control signal；And
Signal control circuit generates the second output in second output terminal in response to the second input signal and first output signal
Signal.
2. GOA unit according to claim 1 further includes noise reduction unit, non-output of the noise reduction unit in GOA unit
Period keeps the current potential of the second output terminal.
3. GOA unit according to claim 1 further includes reset cell, the reset cell is in response to reset signal weight
Set the current potential of the second output terminal.
4. GOA unit according to claim 1, wherein the signal control circuit includes control thin film transistor (TFT), institute
The grid for stating control thin film transistor (TFT) connects second input control signal, the first electrode pole of the control thin film transistor (TFT)
The second electrode pole for connecting first output end and the control thin film transistor (TFT) connects the second output terminal.
5. GOA unit according to claim 1, wherein the signal generating circuit includes:
Pull-up module, the signal level in response to pulling up control node control the defeated of the output end of the signal generating circuit
The level of signal out；
Input module exports the first input control signal to the pull-up control node in response to pull-up control signal；
De-noise module eliminates the noise of the pull-up control node in response to the level of noise control node；
Noise control module exports noise control signal to the noise control node in response to noise control driving signal；
Reseting module resets the level of the pull-up control node in response to reseting controling signal；
Pull-down module controls the electricity of the output signal of the output end of the signal generating circuit in response to drop-down control signal
It is flat；And
Capacitor is connected between pull-up control node and the output end of the signal generating circuit.
6. GOA unit according to claim 5 further includes noise reduction unit, the noise reduction unit further includes the first film crystalline substance
Body pipe, the grid of the first film transistor are connected to the noise control node, and first electrode is connected to first voltage source,
Second electrode is connected to the second output terminal.
7. GOA unit according to claim 5 further includes reset cell, the reset cell includes the second film crystal
Pipe, the grid of second thin film transistor (TFT) are connected to the reset signal, and first electrode is connected to first voltage source, the
Two electrodes are connected to the second output terminal.
8. a kind of GOA circuit, including it is multiple cascade such as GOA unit of any of claims 1-7.
9. a kind of method for driving GOA circuit as claimed in claim 8, comprising:
Signal generating circuit receives the first input control signal, and to generate the first output signal, and signal control circuit receives
Second input signal, to generate the second output signal.
10. a kind of display device, including GOA circuit as claimed in claim 9.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811364865.0A CN109272961A (en) | 2018-11-12 | 2018-11-12 | GOA unit and GOA circuit and its driving method, display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811364865.0A CN109272961A (en) | 2018-11-12 | 2018-11-12 | GOA unit and GOA circuit and its driving method, display device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN109272961A true CN109272961A (en) | 2019-01-25 |
Family
ID=65189535
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201811364865.0A Pending CN109272961A (en) | 2018-11-12 | 2018-11-12 | GOA unit and GOA circuit and its driving method, display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109272961A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110364110A (en) * | 2019-08-15 | 2019-10-22 | 京东方科技集团股份有限公司 | Shift register and its driving method, gate driving circuit, display device |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103050106A (en) * | 2012-12-26 | 2013-04-17 | 京东方科技集团股份有限公司 | Gate driving circuit, display module and displayer |
| CN103065578A (en) * | 2012-12-13 | 2013-04-24 | 京东方科技集团股份有限公司 | Shifting register unit and grid drive circuit and display device |
| CN106023949A (en) * | 2016-08-12 | 2016-10-12 | 京东方科技集团股份有限公司 | Shifting register, grid integrated driving circuit and display device |
| CN106486084A (en) * | 2017-01-04 | 2017-03-08 | 京东方科技集团股份有限公司 | Shift register cell, gate driver circuit and its driving method, display device |
| CN107705762A (en) * | 2017-09-27 | 2018-02-16 | 京东方科技集团股份有限公司 | Shift register cell and its driving method, gate drive apparatus and display device |
-
2018
- 2018-11-12 CN CN201811364865.0A patent/CN109272961A/en active Pending
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103065578A (en) * | 2012-12-13 | 2013-04-24 | 京东方科技集团股份有限公司 | Shifting register unit and grid drive circuit and display device |
| CN103050106A (en) * | 2012-12-26 | 2013-04-17 | 京东方科技集团股份有限公司 | Gate driving circuit, display module and displayer |
| CN106023949A (en) * | 2016-08-12 | 2016-10-12 | 京东方科技集团股份有限公司 | Shifting register, grid integrated driving circuit and display device |
| CN106486084A (en) * | 2017-01-04 | 2017-03-08 | 京东方科技集团股份有限公司 | Shift register cell, gate driver circuit and its driving method, display device |
| CN107705762A (en) * | 2017-09-27 | 2018-02-16 | 京东方科技集团股份有限公司 | Shift register cell and its driving method, gate drive apparatus and display device |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110364110A (en) * | 2019-08-15 | 2019-10-22 | 京东方科技集团股份有限公司 | Shift register and its driving method, gate driving circuit, display device |
| CN110364110B (en) * | 2019-08-15 | 2021-03-23 | 京东方科技集团股份有限公司 | Shift register and driving method thereof, gate drive circuit and display device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10892028B2 (en) | Shift register and method of driving the same, gate driving circuit and display device | |
| US10217428B2 (en) | Output control unit for shift register, shift register and driving method thereof, and gate driving device | |
| US10916213B2 (en) | Shift register and method for driving the same, gate driving circuit, and display device | |
| US10446104B2 (en) | Shift register unit, gate line driving device, and driving method | |
| WO2018188285A1 (en) | Shift register unit, gate driving circuit and driving method therefor | |
| US9715860B2 (en) | Shift register unit and driving method thereof, gate driving circuit and display apparatus | |
| CN104732951B (en) | Shift register and its driving method, gate drive apparatus, display floater | |
| CN107564491B (en) | A kind of shutdown discharge circuit, driving method, driving circuit and display device | |
| US10146362B2 (en) | Shift register unit, a shift register, a driving method, and an array substrate | |
| CN104835465B (en) | Shift register, gate driving circuit and liquid crystal display panel | |
| CN105632565B (en) | Shift register and its driving method, gate driving circuit and display device | |
| CN106683632B (en) | Shift register, gate driving circuit and its driving method, display device | |
| US10388203B2 (en) | GOA unit circuits, methods for driving the same, and GOA circuits | |
| CN108062938A (en) | Shift register cell and its driving method, gate driving circuit, display device | |
| CN106157874A (en) | Shift register cell, driving method, gate driver circuit and display device | |
| US20210150969A1 (en) | Shift Register Unit, Gate Driving Circuit, Display Device, and Driving Method | |
| CN110517622A (en) | Shift register cell and its driving method, gate driving circuit, display device | |
| CN205564249U (en) | Shift register unit and display device | |
| CN109599144A (en) | Shifting deposit unit, gate driving circuit, display device and driving method | |
| US11315496B2 (en) | Shift register unit and driving method thereof, gate drive circuit and display device | |
| US10332471B2 (en) | Pulse generation device, array substrate, display device, drive circuit and driving method | |
| WO2020259574A1 (en) | Array substrate row drive circuit unit and drive circuit thereof, and liquid crystal display panel | |
| CN110517619B (en) | Shift register unit and driving method thereof, grid driving circuit and display device | |
| CN105976786B (en) | Drive element of the grid and its driving method, gate driving circuit and display device | |
| CN110534053A (en) | Shift register cell, grid drive method, circuit and display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20190125 |