CN109213422B - Hierarchical storage method, hierarchical storage device, and computer-readable storage medium - Google Patents
Hierarchical storage method, hierarchical storage device, and computer-readable storage medium Download PDFInfo
- Publication number
- CN109213422B CN109213422B CN201710523064.3A CN201710523064A CN109213422B CN 109213422 B CN109213422 B CN 109213422B CN 201710523064 A CN201710523064 A CN 201710523064A CN 109213422 B CN109213422 B CN 109213422B
- Authority
- CN
- China
- Prior art keywords
- data
- storage area
- storage
- target storage
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0646—Horizontal data movement in storage systems, i.e. moving data in between storage devices or systems
- G06F3/0647—Migration mechanisms
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/0604—Improving or facilitating administration, e.g. storage management
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/0608—Saving storage space on storage systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
- G06F3/0671—In-line storage system
- G06F3/0683—Plurality of storage devices
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Human Computer Interaction (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
Abstract
A method of hierarchical storage, the method comprising the steps of: monitoring the reading frequency of the CPU to the data in the memory; matching target storage areas with corresponding storage performances from a plurality of storage areas according to the reading frequency; and if the target storage area is not the original storage area of the data, migrating the data to the target storage area when the memory releases the data. The invention also provides a layered storage device and a computer readable storage medium. The invention can monitor the real-time use frequency of the data in real time and migrate the data to the storage area with corresponding storage performance in time, thereby improving the resource utilization rate of the layered storage system.
Description
Technical Field
The present invention relates to the field of data storage technologies, and in particular, to a hierarchical storage method, a hierarchical storage apparatus, and a computer-readable storage medium.
Background
A storage hierarchy is a type of storage architecture that allocates different classes of data to different types of storage regions. The purpose of storage tiering is to reduce the storage cost of the IT infrastructure while meeting performance requirements. The classification of the hierarchy is based primarily on performance requirements, frequency of use, and level of protection required. For example, a first storage area with an expensive high quality media (e.g., RAID6, SSD) that provides fault tolerance and reliability may be used for mission critical data. A second storage area with a cheaper and more traditional storage area (e.g., SATA) may be used for infrequently accessed non-mission critical data. A third storage area with high performance storage devices (e.g., fibre channel) may be used for frequently accessed data. A fourth storage area having an optical storage device (e.g., a tape storage device) may be used to back up data from another storage area. Accordingly, the storage region adjusts data value, importance, and performance requirements to be consistent with the reliability and performance of the actual storage device on which the data resides.
However, in the current storage hierarchy system, the data is often migrated hierarchically in a period of hours, a day, or a few days. Thus, the hysteresis of the migration action may cause cold data to occupy the space of a higher-performance storage area, resulting in resource waste; and the hot data will be frequently read in the lower performance memory region space, reducing the system operating efficiency.
Disclosure of Invention
In view of the foregoing, it is desirable to provide a hierarchical storage method, a hierarchical storage apparatus, and a computer-readable storage medium for solving the problem of hysteresis of data migration.
The embodiment of the invention provides a layered storage method, which comprises the following steps: monitoring the reading frequency of a CPU (central processing unit) on data in a memory, wherein the data are read from an original storage area into the memory according to a CPU instruction; matching a target storage area from a plurality of storage areas according to the reading frequency; and if the target storage area is not the original storage area of the data, migrating the data to the target storage area when the memory releases the data.
The embodiment of the invention also provides a layered storage device, which comprises a storage, a storage unit and a control unit, wherein the storage comprises a plurality of storage areas with different storage performances; a processor; a computer program stored on the memory and executable on the processor, the computer program when executed by the processor implementing the steps of: monitoring the reading frequency of a CPU (central processing unit) on data in a memory, wherein the data are read from an original storage area into the memory according to a CPU instruction; matching a target storage area from the plurality of storage areas according to the reading frequency; and if the target storage area is not the original storage area of the data, migrating the data to the target storage area when the memory releases the data.
Further, the embodiment of the present invention also provides a computer readable storage medium, on which a computer program is stored, and the computer program, when executed by a processor, implements the steps of the above hierarchical storage method.
Compared with the prior art, the hierarchical storage method, the hierarchical storage device and the computer readable storage medium according to the embodiments of the present invention can be timely migrated to the corresponding storage area when the data is determined to be cold data or hot data. For example, hot data is migrated from a lower-performance storage area to a higher-performance storage area, which accelerates the rate at which hot data is read and improves the system operating efficiency, and cold data is migrated from a higher-performance storage area to a lower-performance storage area, which saves the storage space of the high-performance storage area.
Drawings
FIG. 1 is a diagram of a hierarchical memory device according to an embodiment of the present invention.
FIG. 2 is a block diagram of a hierarchical memory system according to an embodiment of the present invention.
FIG. 3 is a flowchart illustrating steps of a hierarchical storage method according to an embodiment of the present invention.
Description of the main elements
|
2 |
|
10 |
|
20 |
Processor with a memory having a plurality of |
30 |
|
100 |
|
200 |
|
300 |
|
400 |
The following detailed description will further illustrate the invention in conjunction with the above-described figures.
Detailed Description
Fig. 1 is a diagram showing an architecture of a layered memory device 2 according to an embodiment of the present invention. In the present embodiment, the hierarchical storage device 2 includes a hierarchical storage system 10, a memory 20 and a processor 30.
The memory 20 includes at least one type of readable storage medium, which includes a flash memory, a hard disk, a multimedia card, a card type memory (e.g., SD or DX memory, etc.), a Random Access Memory (RAM), a Static Random Access Memory (SRAM), a Read Only Memory (ROM), an Electrically Erasable Programmable Read Only Memory (EEPROM), a Programmable Read Only Memory (PROM), a magnetic memory, a magnetic disk, an optical disk, etc. In an embodiment, the storage areas with different storage performances may be storage media with different storage performances, that is, the storage may include storage media with different storage performances such as SSD and SATA. In another embodiment, the plurality of storage areas of different storage capabilities may be storage spaces of different storage capabilities within the same storage medium.
The processor 30 may be a Central Processing Unit (CPU), a controller, a microcontroller, a microprocessor, or other data Processing chip.
Referring to fig. 2, a program module of the hierarchical memory system 10 according to the embodiment of the present invention is shown.
The tiered storage system 10 includes a monitoring module 100, a matching module 200, a migration module 300, and a queue module 400. The modules are configured to be executed by one or more processors, in this embodiment processor 30, to complete the present invention. The modules referred to in the present invention are computer program segments that perform a specific function. The memory 20 is used for storing data such as program codes of the hierarchical storage system 10. The processor 30 is configured to execute program code stored in the memory 20.
The monitoring module 100 is used for monitoring the reading frequency of the CPU to the data in the memory.
In this embodiment, the data is read from the raw storage area to the memory according to a CPU instruction.
In an embodiment, the reading frequency is the number of times the CPU reads the data in the memory in a unit time. For example, the unit time may be set to 100ms, the monitoring module 100 may monitor the number of times the CPU reads the data in real time, and at time t1, the reading frequency is the number of times read in a time period of (t1-100ms, t 1).
In another embodiment, the reading frequency is an average reading frequency of the data in the memory by the CPU within a preset time period. For example, the preset time period may be set to a fixed time period such as 500ms, 1000ms, or the like, and may also be set to a time period from when the data is read from the original storage area to the memory to when the data is released from the memory. If the time period is set to 500ms, at time t2, the reading frequency is (t2-500ms, t2) the number of readings/5 in the time period.
The matching module 200 is configured to match target storage areas of corresponding storage performances from the plurality of storage areas according to the read frequency.
In an embodiment, the hierarchical storage system 10 is preset with a mapping table, where the mapping table reflects a corresponding relationship between the reading frequency and the target storage area. And judging the heat level of the data according to the reading frequency, wherein the heat level is used for reflecting the cold and hot degree of the data. The data may be cold and hot to correspond to the plurality of memory regions of different memory performance. Therefore, the matching module 200 may obtain the target storage area according to the reading frequency and the mapping table.
The migration module 300 is configured to determine whether the target storage area is the original storage area, and if the target storage area is not the original storage area, when the memory releases the data, the migration module 300 is further configured to migrate the data from the original storage area to the target storage area.
In one embodiment, the migration module 300 is further configured to detect a release action of the memory to the data. When the memory releases the data, the migration module 300 redirects the storage address of the data from the original storage area to the target storage area through the storage controller, so that the data is stored in the target storage area. At this time, when the data is released by the memory, the data is stored in the target storage area.
In this implementation, the migration module 300 is further configured to notify the storage controller to release the space occupied by the data in the original storage area.
In another embodiment, the migration module 300 is further configured to not perform a migration action when the target storage area is determined to be consistent with the original storage area.
In a preferred embodiment, the hierarchical storage system 10 further includes a queue module 400, and when the memory releases the data, the queue module 400 is configured to determine a current operating state of the CPU: when the CPU is in the first state, the migration module 300 redirects the storage address of the data from the original storage area to the target storage area through a storage controller, so that the data is stored in the target storage area;
when the CPU is in the second state, the data is stored in the cache, and when the CPU is in the first state, the data is released from the cache, and the migration module 300 redirects the storage address of the data from the original storage area to the target storage area through the storage controller, so that the data is stored in the target storage area.
In this embodiment, the first state is a non-high-load state, and the second state is a high-load state.
Fig. 3 is a flowchart illustrating steps of a hierarchical storage method according to an embodiment of the present invention. The hierarchical storage method is applied to the hierarchical storage apparatus 2 and is implemented by the processor 30 executing the program code stored in the memory 20.
Step S300, monitoring the reading frequency of the CPU to the data in the memory. In this embodiment, the data is read from the raw storage area to the memory according to a CPU instruction.
Step S320, matching the target storage area of the corresponding storage performance from the plurality of storage areas according to the reading frequency.
Step S340, if it is determined that the target storage area is not the original storage area, migrating the data to the target storage area when the memory releases the data.
Although the present invention has been described in detail with reference to the preferred embodiments, it will be understood by those skilled in the art that various changes may be made and equivalents may be substituted for elements thereof without departing from the spirit and scope of the present invention.
Claims (9)
1. A hierarchical storage method, characterized in that the method comprises the steps of:
monitoring the reading frequency of a CPU (central processing unit) on data in a memory, wherein the data are read from an original storage area into the memory according to a CPU instruction;
matching a target storage area from a plurality of storage areas according to the reading frequency; and
if the target storage area is not the original storage area of the data, migrating the data to the target storage area when the memory releases the data;
wherein migrating the data into the target storage area comprises:
judging the current running state of the CPU:
when the CPU is in a first state, redirecting the storage address of the data to the target storage area through a storage controller so that the data is stored in the target storage area; and
when the CPU is in a second state, the data are stored in a cache, when the CPU is in the first state, the data are released from the cache, and the storage address of the data is redirected from the original storage area to the target storage area through a storage controller, so that the data are stored in the target storage area.
2. The hierarchical storage method according to claim 1, wherein a mapping table is preset, the mapping table reflects a correspondence relationship between the read frequency and the target storage area, and the step of matching a target storage area of the corresponding storage performance from the plurality of storage areas according to the read frequency includes:
and obtaining the target storage area according to the reading frequency and the mapping table.
3. The tiered storage method of claim 1 wherein said step of migrating said data to said target storage area when said memory releases said data comprises:
redirecting the storage address of the data from the original storage area to the target storage area through a storage controller so that the data is stored in the target storage area;
and releasing the space occupied by the data in the original storage area.
4. The tiered storage method of claim 1 wherein said method further comprises:
and if the target storage area is the original storage area of the data, not performing the migration action.
5. A tiered storage device, comprising:
a memory including a plurality of memory regions of different memory capabilities;
a processor;
a computer program stored on the memory and executable on the processor, the computer program when executed by the processor implementing the steps of:
monitoring the reading frequency of a CPU (central processing unit) on data in a memory, wherein the data are read from an original storage area into the memory according to a CPU instruction;
matching a target storage area from a plurality of storage areas according to the reading frequency; and
if the target storage area is not the original storage area of the data, migrating the data to the target storage area when the memory releases the data;
wherein migrating the data into the target storage area comprises:
judging the current running state of the CPU:
when the CPU is in a first state, redirecting the storage address of the data to the target storage area through a storage controller so that the data is stored in the target storage area; and
when the CPU is in a second state, the data are stored in a cache, when the CPU is in the first state, the data are released from the cache, and the storage address of the data is redirected from the original storage area to the target storage area through a storage controller, so that the data are stored in the target storage area.
6. The hierarchical storage apparatus according to claim 5, wherein a mapping table is preset, the mapping table reflecting a correspondence relationship between the read frequency and the target storage area, and the step of matching a target storage area of the corresponding storage performance from the plurality of storage areas according to the read frequency includes:
and obtaining the target storage area according to the reading frequency and the mapping table.
7. The tiered storage device of claim 5 wherein said step of migrating said data to said target storage area when said memory frees said data comprises:
redirecting the storage address of the data from the original storage area to the target storage area through a storage controller so that the data is stored in the target storage area;
and releasing the space occupied by the data in the original storage area.
8. The tiered storage device of claim 5 further comprising:
and if the target storage area is the original storage area of the data, not performing the migration action.
9. A computer-readable storage medium, characterized in that a computer program is stored on the computer-readable storage medium, which computer program, when being executed by a processor, carries out the steps of the hierarchical storage method according to one of claims 1 to 4.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201710523064.3A CN109213422B (en) | 2017-06-30 | 2017-06-30 | Hierarchical storage method, hierarchical storage device, and computer-readable storage medium |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201710523064.3A CN109213422B (en) | 2017-06-30 | 2017-06-30 | Hierarchical storage method, hierarchical storage device, and computer-readable storage medium |
Publications (2)
Publication Number | Publication Date |
---|---|
CN109213422A CN109213422A (en) | 2019-01-15 |
CN109213422B true CN109213422B (en) | 2021-10-01 |
Family
ID=64976227
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201710523064.3A Active CN109213422B (en) | 2017-06-30 | 2017-06-30 | Hierarchical storage method, hierarchical storage device, and computer-readable storage medium |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN109213422B (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111309646A (en) * | 2020-03-27 | 2020-06-19 | 西安紫光国芯半导体有限公司 | Storage device and data writing, reading, backup and recovery method thereof |
CN113590045B (en) * | 2021-08-03 | 2023-05-16 | 中国联合网络通信集团有限公司 | Data hierarchical storage method, device and storage medium |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1501364A (en) * | 2002-11-18 | 2004-06-02 | 华为技术有限公司 | A hot backup data migration method |
CN103106050A (en) * | 2013-02-22 | 2013-05-15 | 浪潮电子信息产业股份有限公司 | Method for achieving layered storage and copy of data of storage system |
CN103713861A (en) * | 2014-01-09 | 2014-04-09 | 浪潮(北京)电子信息产业有限公司 | File processing method and system based on hierarchical division |
CN106648452A (en) * | 2015-11-02 | 2017-05-10 | 爱思开海力士有限公司 | Memory system and operation method thereof |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8954698B2 (en) * | 2012-04-13 | 2015-02-10 | International Business Machines Corporation | Switching optically connected memory |
US9740401B2 (en) * | 2015-01-13 | 2017-08-22 | Dell Products L.P. | Systems and methods for physical storage resource migration discovery |
-
2017
- 2017-06-30 CN CN201710523064.3A patent/CN109213422B/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1501364A (en) * | 2002-11-18 | 2004-06-02 | 华为技术有限公司 | A hot backup data migration method |
CN103106050A (en) * | 2013-02-22 | 2013-05-15 | 浪潮电子信息产业股份有限公司 | Method for achieving layered storage and copy of data of storage system |
CN103713861A (en) * | 2014-01-09 | 2014-04-09 | 浪潮(北京)电子信息产业有限公司 | File processing method and system based on hierarchical division |
CN106648452A (en) * | 2015-11-02 | 2017-05-10 | 爱思开海力士有限公司 | Memory system and operation method thereof |
Also Published As
Publication number | Publication date |
---|---|
CN109213422A (en) | 2019-01-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10761731B2 (en) | Array controller, solid state disk, and method for controlling solid state disk to write data | |
US9298389B2 (en) | Operating a memory management controller | |
US20080195833A1 (en) | Systems, methods and computer program products for operating a data processing system in which a file system's unit of memory allocation is coordinated with a storage system's read/write operation unit | |
KR20090026296A (en) | Predictive data-loader | |
WO2015199574A1 (en) | Techniques for automatically freeing space in a log-structured storage system | |
KR20170036075A (en) | Caching technologies employing data compression | |
KR101544309B1 (en) | Method and apparatus for controlling non-volatile memory based on stream | |
US11461287B2 (en) | Managing a file system within multiple LUNS while different LUN level policies are applied to the LUNS | |
US20200152253A1 (en) | Storing method and apparatus of data | |
US20240143219A1 (en) | Software-hardware combination method for internal mapping address query of zoned namespace | |
CN106708752B (en) | Memory method for obligating and device | |
CN109213422B (en) | Hierarchical storage method, hierarchical storage device, and computer-readable storage medium | |
US11409648B2 (en) | Electronic apparatus and controlling method for performing memory swapping to reduce resource usage | |
US9489276B2 (en) | Implementing enhanced wear leveling in 3D flash memories | |
US20190042443A1 (en) | Data acquisition with zero copy persistent buffering | |
US20150277768A1 (en) | Relocating data between storage arrays | |
US10606501B2 (en) | Management of paging in compressed storage | |
US10817179B2 (en) | Electronic device and page merging method therefor | |
CN105183398A (en) | Storage device, electronic device and data processing method | |
CN105243011A (en) | Memory leak positioning method and apparatus | |
US20190243779A1 (en) | Method and system for operating nand flash physical space to extend memory capacity | |
CN105868046A (en) | Method for managing, writing and loading firmware code in storage device | |
CN106202262A (en) | A kind of information processing method and electronic equipment | |
US20190339898A1 (en) | Method, system and computer program product for managing data storage in data storage systems | |
US10169363B2 (en) | Storing data in a distributed file system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |