CN109154912B - 根据另一个高速缓存中条目的可用性替换高速缓存条目 - Google Patents

根据另一个高速缓存中条目的可用性替换高速缓存条目 Download PDF

Info

Publication number
CN109154912B
CN109154912B CN201680086077.2A CN201680086077A CN109154912B CN 109154912 B CN109154912 B CN 109154912B CN 201680086077 A CN201680086077 A CN 201680086077A CN 109154912 B CN109154912 B CN 109154912B
Authority
CN
China
Prior art keywords
cache
entry
data
controller
stored
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201680086077.2A
Other languages
English (en)
Chinese (zh)
Other versions
CN109154912A (zh
Inventor
保罗·詹姆斯·莫耶
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Micro Devices Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Publication of CN109154912A publication Critical patent/CN109154912A/zh
Application granted granted Critical
Publication of CN109154912B publication Critical patent/CN109154912B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0893—Caches characterised by their organisation or structure
    • G06F12/0897—Caches characterised by their organisation or structure with two or more cache hierarchy levels
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0891—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using clearing, invalidating or resetting means
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12—Replacement control
    • G06F12/121—Replacement control using replacement algorithms
    • G06F12/128—Replacement control using replacement algorithms adapted to multidimensional cache systems, e.g. set-associative, multicache, multiset or multilevel
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1016—Performance improvement
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1028—Power efficiency
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Human Computer Interaction (AREA)
CN201680086077.2A 2016-06-13 2016-09-14 根据另一个高速缓存中条目的可用性替换高速缓存条目 Active CN109154912B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US15/180,807 US10152425B2 (en) 2016-06-13 2016-06-13 Cache entry replacement based on availability of entries at another cache
US15/180,807 2016-06-13
PCT/US2016/051661 WO2017218022A1 (en) 2016-06-13 2016-09-14 Cache entry replacement based on availability of entries at another cache

Publications (2)

Publication Number Publication Date
CN109154912A CN109154912A (zh) 2019-01-04
CN109154912B true CN109154912B (zh) 2024-01-12

Family

ID=60572796

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201680086077.2A Active CN109154912B (zh) 2016-06-13 2016-09-14 根据另一个高速缓存中条目的可用性替换高速缓存条目

Country Status (6)

Country Link
US (1) US10152425B2 (enExample)
EP (1) EP3433743B1 (enExample)
JP (1) JP6630449B2 (enExample)
KR (1) KR102453192B1 (enExample)
CN (1) CN109154912B (enExample)
WO (1) WO2017218022A1 (enExample)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10268558B2 (en) * 2017-01-13 2019-04-23 Microsoft Technology Licensing, Llc Efficient breakpoint detection via caches
US10528519B2 (en) * 2017-05-02 2020-01-07 Mellanox Technologies Ltd. Computing in parallel processing environments
US10534710B2 (en) * 2018-06-22 2020-01-14 Intel Corporation Non-volatile memory aware caching policies
US10740220B2 (en) 2018-06-27 2020-08-11 Microsoft Technology Licensing, Llc Cache-based trace replay breakpoints using reserved tag field bits
US10970222B2 (en) * 2019-02-28 2021-04-06 Micron Technology, Inc. Eviction of a cache line based on a modification of a sector of the cache line
US11467972B2 (en) * 2020-12-01 2022-10-11 Centaur Technology, Inc. L1D to L2 eviction
US12111832B2 (en) * 2021-05-21 2024-10-08 Oracle International Corporation Techniques for a deterministic distributed cache to accelerate SQL queries
US11921640B2 (en) * 2021-08-31 2024-03-05 Apple Inc. Mitigating retention of previously-critical cache lines
US11886342B2 (en) * 2021-12-01 2024-01-30 International Business Machines Corporation Augmenting cache replacement operations
US12019542B2 (en) * 2022-08-08 2024-06-25 Google Llc High performance cache eviction

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5812816A (en) * 1995-06-02 1998-09-22 Sun Microsystems, Inc. System and method for transferring data between memories of different types occupying a single real address space using a dedicated memory transfer bus
CN1728111A (zh) * 2004-07-30 2006-02-01 惠普开发有限公司 清除而不用写回包含失效数据的高速缓存行
CN1955948A (zh) * 2005-10-26 2007-05-02 国际商业机器公司 用于管理高速缓存数据的数字数据处理设备和方法
US20120254550A1 (en) * 2011-04-01 2012-10-04 Jayesh Gaur Bypass and insertion algorithms for exclusive last-level caches
US20160055100A1 (en) * 2014-08-19 2016-02-25 Advanced Micro Devices, Inc. System and method for reverse inclusion in multilevel cache hierarchy

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6725337B1 (en) * 2001-05-16 2004-04-20 Advanced Micro Devices, Inc. Method and system for speculatively invalidating lines in a cache
US20070186045A1 (en) * 2004-07-23 2007-08-09 Shannon Christopher J Cache eviction technique for inclusive cache systems
US20060155934A1 (en) * 2005-01-11 2006-07-13 Ramakrishnan Rajamony System and method for reducing unnecessary cache operations
US7774549B2 (en) * 2006-10-11 2010-08-10 Mips Technologies, Inc. Horizontally-shared cache victims in multiple core processors
US9058272B1 (en) * 2008-04-25 2015-06-16 Marvell International Ltd. Method and apparatus having a snoop filter decoupled from an associated cache and a buffer for replacement line addresses
US8782348B2 (en) 2008-09-09 2014-07-15 Via Technologies, Inc. Microprocessor cache line evict array
US8949540B2 (en) 2009-03-11 2015-02-03 International Business Machines Corporation Lateral castout (LCO) of victim cache line in data-invalid state
US8285936B2 (en) 2009-10-20 2012-10-09 The Regents Of The University Of Michigan Cache memory with power saving state
US9003126B2 (en) * 2012-09-25 2015-04-07 Intel Corporation Apparatus, system and method for adaptive cache replacement in a non-volatile main memory system
US9176879B2 (en) 2013-07-19 2015-11-03 Apple Inc. Least recently used mechanism for cache line eviction from a cache memory
US9990289B2 (en) 2014-09-19 2018-06-05 Advanced Micro Devices, Inc. System and method for repurposing dead cache blocks
US9836399B2 (en) * 2015-03-27 2017-12-05 Intel Corporation Mechanism to avoid hot-L1/cold-L2 events in an inclusive L2 cache using L1 presence bits for victim selection bias

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5812816A (en) * 1995-06-02 1998-09-22 Sun Microsystems, Inc. System and method for transferring data between memories of different types occupying a single real address space using a dedicated memory transfer bus
CN1728111A (zh) * 2004-07-30 2006-02-01 惠普开发有限公司 清除而不用写回包含失效数据的高速缓存行
CN1955948A (zh) * 2005-10-26 2007-05-02 国际商业机器公司 用于管理高速缓存数据的数字数据处理设备和方法
US20120254550A1 (en) * 2011-04-01 2012-10-04 Jayesh Gaur Bypass and insertion algorithms for exclusive last-level caches
US20160055100A1 (en) * 2014-08-19 2016-02-25 Advanced Micro Devices, Inc. System and method for reverse inclusion in multilevel cache hierarchy

Also Published As

Publication number Publication date
JP6630449B2 (ja) 2020-01-15
US10152425B2 (en) 2018-12-11
KR20190008269A (ko) 2019-01-23
US20170357446A1 (en) 2017-12-14
EP3433743B1 (en) 2023-02-15
WO2017218022A1 (en) 2017-12-21
EP3433743A1 (en) 2019-01-30
JP2019517689A (ja) 2019-06-24
CN109154912A (zh) 2019-01-04
KR102453192B1 (ko) 2022-10-11
EP3433743A4 (en) 2019-11-06

Similar Documents

Publication Publication Date Title
CN109154912B (zh) 根据另一个高速缓存中条目的可用性替换高速缓存条目
KR102665339B1 (ko) 변환 색인 버퍼 축출 기반 캐시 교체
US10725923B1 (en) Cache access detection and prediction
US6725341B1 (en) Cache line pre-load and pre-own based on cache coherence speculation
US6704843B1 (en) Enhanced multiprocessor response bus protocol enabling intra-cache line reference exchange
US6601144B1 (en) Dynamic cache management in a symmetric multiprocessor system via snoop operation sequence analysis
US7669009B2 (en) Method and apparatus for run-ahead victim selection to reduce undesirable replacement behavior in inclusive caches
US20180113815A1 (en) Cache entry replacement based on penalty of memory access
US11507519B2 (en) Data compression and encryption based on translation lookaside buffer evictions
US6721856B1 (en) Enhanced cache management mechanism via an intelligent system bus monitor
KR20180122969A (ko) 멀티 프로세서 시스템 및 이에 포함된 프로세서의 데이터 관리 방법
US8473686B2 (en) Computer cache system with stratified replacement
US10452548B2 (en) Preemptive cache writeback with transaction support
EP3485382B1 (en) System and method for storing cache location information for cache entry transfer
US11334488B2 (en) Cache management circuits for predictive adjustment of cache control policies based on persistent, history-based cache control information
US20170357585A1 (en) Setting cache entry age based on hints from another cache level
US6631450B1 (en) Symmetric multiprocessor address bus protocol with intra-cache line access information
US10534721B2 (en) Cache replacement policy based on non-cache buffers
US12468629B1 (en) Snoop filter sharer vector expansion

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant