CN109032876A - A kind of processing method, power supply and system - Google Patents
A kind of processing method, power supply and system Download PDFInfo
- Publication number
- CN109032876A CN109032876A CN201810994656.8A CN201810994656A CN109032876A CN 109032876 A CN109032876 A CN 109032876A CN 201810994656 A CN201810994656 A CN 201810994656A CN 109032876 A CN109032876 A CN 109032876A
- Authority
- CN
- China
- Prior art keywords
- bus
- level signal
- power supply
- level
- processing method
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
- G06F11/221—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test buses, lines or interfaces, e.g. stuck-at or open line faults
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2273—Test methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2284—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing by power-on test, e.g. power-on self test [POST]
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Power Sources (AREA)
Abstract
This application provides a kind of processing methods, apparatus and system, the treating method comprises: obtaining the level signal of the I2C bus;Judge the level signal whether within a preset time in low level or high level;If the level signal is in low level or high level in the preset time, determine that the I2C bus is in communication fault state, and reset to the I2C bus.The processing method is detected by the level signal to I2C bus, when the level signal is in low level or high level in the preset time, then illustrate that the I2C bus is in communication fault state, the problem of power supply resets to the I2C bus, communication failure between server and power supply has been solved perfectly at this time.
Description
Technical field
The present invention relates to server communication technical fields, more specifically to a kind of processing method, apparatus and system.
Background technique
As the important infrastructure of informatization, server increases rapidly in recent years, plays more in all trades and professions
Carry out more important role.Since server carries many important key businesses, unexpected delay machine can generate huge loss
Even catastrophic consequence.
Therefore, server must satisfy uninterrupted operation in 7 × 24 hours.Although server has management software convoy,
As one of component, the power supply safety of power supply is the foundation stone of server sound and stable operation.It is got in the management function of server itself
When coming more powerful, the effect of server power supply management function is also more and more important.
But it is logical between power supply PMBUS (Power Management Bus, power management bus) and server at present
After letter process accidental interruption, the I2C communication bus between power supply and server does not restore automatically, causes server and power supply logical
Letter failure.
Summary of the invention
In view of this, technical solution is such as to solve the above problems, the present invention provides a kind of processing method, apparatus and system
Under:
A kind of processing method is applied to power supply, and the power supply is connect by I2C bus with server communication, the processing
Method includes:
Obtain the level signal of the I2C bus;
Judge the level signal whether within a preset time in low level or high level;
If the level signal is in low level or high level in the preset time, determine that the I2C bus is in
Communication fault state, and the I2C bus is resetted.
Preferably, the processing method further include:
If it is not, determining that the I2C bus is in communication normal condition.
Preferably, the processing method further include:
If the level signal is in low level or high level in the preset time, returns and execute described in the acquisition
The level signal preset times of I2C bus;
If any level signal obtained in the preset times is in low level or high level in the preset time,
It then determines that the I2C bus is in communication fault state, and the I2C bus is resetted.
Preferably, the level signal for obtaining the I2C bus includes:
The level signal of the I2C bus is obtained according to prefixed time interval.
Preferably, the level signal is clock signal.
Preferably, the level signal is data-signal.
Preferably, the preset time is 35ms.
The present invention also provides a kind of power supply, the power supply includes:
Communication interface, for obtaining the level signal of the I2C bus;
Processor, for judging the level signal whether within a preset time in low level or high level;If described
Level signal is in low level or high level in the preset time, determines that the I2C bus is in communication fault state, and
The I2C bus is resetted.
The present invention also provides a kind of system, the system comprises: power supply, server and I2C bus;
It is connected between the power supply and the server by the I2C bus;
Wherein, the power supply is power supply as described above.
Compared to the prior art, what the present invention realized has the beneficial effect that
The processing method is detected by the level signal to I2C bus, when the level signal is when described default
It is interior to be in low level or high level, then illustrate that the I2C bus is in communication fault state, power supply is total to the I2C at this time
The problem of line is resetted, and communication failure between server and power supply has been solved perfectly.
Detailed description of the invention
In order to more clearly explain the embodiment of the invention or the technical proposal in the existing technology, to embodiment or will show below
There is attached drawing needed in technical description to be briefly described, it should be apparent that, the accompanying drawings in the following description is only this
The embodiment of invention for those of ordinary skill in the art without creative efforts, can also basis
The attached drawing of offer obtains other attached drawings.
Fig. 1 is the flow diagram of processing method provided in an embodiment of the present invention;
Fig. 2 is the structural schematic diagram of power supply provided in an embodiment of the present invention;
Fig. 3 is the structural schematic diagram of system provided in an embodiment of the present invention.
Specific embodiment
Following will be combined with the drawings in the embodiments of the present invention, and technical solution in the embodiment of the present invention carries out clear, complete
Site preparation description, it is clear that described embodiments are only a part of the embodiments of the present invention, instead of all the embodiments.It is based on
Embodiment in the present invention, it is obtained by those of ordinary skill in the art without making creative efforts every other
Embodiment shall fall within the protection scope of the present invention.
In order to make the foregoing objectives, features and advantages of the present invention clearer and more comprehensible, with reference to the accompanying drawing and specific real
Applying mode, the present invention is described in further detail.
With reference to Fig. 1, Fig. 1 is the flow diagram of processing method provided in an embodiment of the present invention, the processing method application
In power supply, the power supply is connect with server communication by I2C bus, be the treating method comprises:
S10: the level signal of the I2C bus is obtained;
In this step, when power supply PMBUS is with server normal communication, the signal of transmission is the alternate timing of low and high level
Signal, when communication failure, signal can become lasting low level or high level, therefore can be according to the characteristic to I2C bus
Level signal detected.
S11: judge the level signal whether within a preset time in low level or high level;
S12: if the level signal is in low level or high level in the preset time, the I2C bus is determined
It is resetted in communication fault state, and to the I2C bus.
As can be seen from the above description, which is detected by the level signal to I2C bus, when the level
Signal is in low level or high level in the preset time, then illustrates that the I2C bus is in communication fault state, at this time
The problem of power supply resets to the I2C bus, communication failure between server and power supply has been solved perfectly.
Optionally, the level signal is clock signal.
Optionally, the level signal is data-signal.
Optionally, the preset time is 35ms.
Further, the level signal for obtaining the I2C bus includes:
The level signal of the I2C bus is obtained according to prefixed time interval.
In this step, such as every 10ms obtains the level signal of the primary I2C bus, detects, realizes to it
The purpose of real-time detection guarantees that the communication between any time power supply and server is in normal condition.
Further, as shown in Figure 1, the processing method further include:
S13: if it is not, determining that the I2C bus is in communication normal condition.
In this step, it if the level signal is not at low level or high level in the preset time, proves
The level signal meets communicating requirement, can be with normal communication between power supply and server.
Further, the processing method further include:
If the level signal is in low level or high level in the preset time, returns and execute described in the acquisition
The level signal preset times of I2C bus;
If any level signal obtained in the preset times is in low level or high level in the preset time,
It then determines that the I2C bus is in communication fault state, and the I2C bus is resetted.
In this step, when detect for the first time level signal in the preset time in low level or high level, then
The level signal for repeatedly obtaining I2C bus, if any level signal of acquisition is in the preset time in preset times
In low level or high level, it is determined that the I2C bus is in communication fault state, and resets to the I2C bus.
In the present embodiment, the judgement accuracy for whether being in malfunction to I2C bus is further enhanced, is avoided
Influence of the other factors to level signal and cause the problem of judging by accident.
Based on the processing method that the above embodiment of the present invention provides, a kind of electricity is additionally provided in an alternative embodiment of the invention
Source, as shown in Fig. 2, the power supply 21 includes:
Communication interface 22, for obtaining the level signal of the I2C bus;
Processor 23, for judging the level signal whether within a preset time in low level or high level;If institute
Level signal is stated in the preset time in low level or high level, determines that the I2C bus is in communication fault state,
And the I2C bus is resetted.
The communication check function and forced resetting function to I2C bus may be implemented in the power supply, guarantees power supply and server
Between communication be in normal condition always.
Based on the power supply that the above embodiment of the present invention provides, a kind of system is additionally provided in an alternative embodiment of the invention,
As shown in figure 3, the system comprises:
Power supply 21, server 31 and I2C bus 32;
It is connected between the power supply 21 and the server 31 by the I2C bus 32;
Wherein, the power supply 21 is power supply 21 described in above-described embodiment.
The system can guarantee that the communication between power supply and server is in normal condition always.
A kind of processing method provided by the present invention, apparatus and system are described in detail above, it is used herein
A specific example illustrates the principle and implementation of the invention, and the above embodiments are only used to help understand
Method and its core concept of the invention;At the same time, for those skilled in the art is having according to the thought of the present invention
There will be changes in body embodiment and application range, in conclusion the content of the present specification should not be construed as to the present invention
Limitation.
It should be noted that all the embodiments in this specification are described in a progressive manner, each embodiment weight
Point explanation is the difference from other embodiments, and the same or similar parts between the embodiments can be referred to each other.
For the device disclosed in the embodiment, since it is corresponded to the methods disclosed in the examples, so being described relatively simple, phase
Place is closed referring to method part illustration.
It should also be noted that, herein, relational terms such as first and second and the like are used merely to one
Entity or operation are distinguished with another entity or operation, without necessarily requiring or implying between these entities or operation
There are any actual relationship or orders.Moreover, the terms "include", "comprise" or its any other variant are intended to contain
Lid non-exclusive inclusion, so that the element that the process, method, article or equipment including a series of elements is intrinsic,
It further include either the element intrinsic for these process, method, article or equipments.In the absence of more restrictions,
The element limited by sentence "including a ...", it is not excluded that in the process, method, article or equipment including the element
In there is also other identical elements.
The foregoing description of the disclosed embodiments enables those skilled in the art to implement or use the present invention.
Various modifications to these embodiments will be readily apparent to those skilled in the art, as defined herein
General Principle can be realized in other embodiments without departing from the spirit or scope of the present invention.Therefore, of the invention
It is not intended to be limited to the embodiments shown herein, and is to fit to and the principles and novel features disclosed herein phase one
The widest scope of cause.
Claims (9)
1. a kind of processing method, is applied to power supply, the power supply is connect by I2C bus with server communication, which is characterized in that
It the treating method comprises:
Obtain the level signal of the I2C bus;
Judge the level signal whether within a preset time in low level or high level;
If the level signal is in low level or high level in the preset time, determine that the I2C bus is in communication
Malfunction, and the I2C bus is resetted.
2. processing method according to claim 1, which is characterized in that the processing method further include:
If it is not, determining that the I2C bus is in communication normal condition.
3. processing method according to claim 1, which is characterized in that the processing method further include:
If the level signal is in low level or high level in the preset time, returns and execute the acquisition I2C
The level signal preset times of bus;
If any level signal obtained in the preset times is in low level or high level in the preset time, really
The fixed I2C bus is in communication fault state, and resets to the I2C bus.
4. processing method according to claim 1, which is characterized in that the level signal packet for obtaining the I2C bus
It includes:
The level signal of the I2C bus is obtained according to prefixed time interval.
5. processing method according to claim 1, which is characterized in that the level signal is clock signal.
6. processing method according to claim 1, which is characterized in that the level signal is data-signal.
7. processing method according to claim 1, which is characterized in that the preset time is 35ms.
8. a kind of power supply, which is characterized in that the power supply includes:
Communication interface, for obtaining the level signal of the I2C bus;
Processor, for judging the level signal whether within a preset time in low level or high level;If the level
Signal is in low level or high level in the preset time, determines that the I2C bus is in communication fault state, and to institute
I2C bus is stated to be resetted.
9. a kind of system, which is characterized in that the system comprises: power supply, server and I2C bus;
It is connected between the power supply and the server by the I2C bus;
Wherein, the power supply is power supply as claimed in claim 8.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201810994656.8A CN109032876A (en) | 2018-08-28 | 2018-08-28 | A kind of processing method, power supply and system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201810994656.8A CN109032876A (en) | 2018-08-28 | 2018-08-28 | A kind of processing method, power supply and system |
Publications (1)
Publication Number | Publication Date |
---|---|
CN109032876A true CN109032876A (en) | 2018-12-18 |
Family
ID=64626220
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201810994656.8A Pending CN109032876A (en) | 2018-08-28 | 2018-08-28 | A kind of processing method, power supply and system |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN109032876A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110488960A (en) * | 2019-07-12 | 2019-11-22 | 苏州浪潮智能科技有限公司 | A kind of Power Supply Monitoring optimization system and method |
CN112306789A (en) * | 2019-07-29 | 2021-02-02 | 鸿富锦精密电子(天津)有限公司 | Power failure monitoring system and method |
CN116107788A (en) * | 2023-02-15 | 2023-05-12 | 广州通康创智软件有限公司 | I2C bus fault processing method and device |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040267486A1 (en) * | 2003-06-26 | 2004-12-30 | Percer Benjamin Thomas | Use of I2C-based potentiometers to enable voltage rail variation under BMC control |
CN103019871A (en) * | 2012-12-31 | 2013-04-03 | 四川迪佳通电子有限公司 | Anti-deadlock system of I2C bus and anti-deadlock method |
CN106354685A (en) * | 2016-08-19 | 2017-01-25 | 浪潮电子信息产业股份有限公司 | Implementation method of PSU and ME communication I2C bus hang recovery |
CN106776054A (en) * | 2016-12-27 | 2017-05-31 | 东莞新能德科技有限公司 | A kind of deadlock detection method, device and circuit |
CN106953735A (en) * | 2017-04-27 | 2017-07-14 | 珠海格力电器股份有限公司 | Iic bus unlocking method and the communication system based on iic bus |
CN107562668A (en) * | 2017-08-31 | 2018-01-09 | 广东欧珀移动通信有限公司 | Bus deadlock recovery system and method |
-
2018
- 2018-08-28 CN CN201810994656.8A patent/CN109032876A/en active Pending
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040267486A1 (en) * | 2003-06-26 | 2004-12-30 | Percer Benjamin Thomas | Use of I2C-based potentiometers to enable voltage rail variation under BMC control |
CN103019871A (en) * | 2012-12-31 | 2013-04-03 | 四川迪佳通电子有限公司 | Anti-deadlock system of I2C bus and anti-deadlock method |
CN106354685A (en) * | 2016-08-19 | 2017-01-25 | 浪潮电子信息产业股份有限公司 | Implementation method of PSU and ME communication I2C bus hang recovery |
CN106776054A (en) * | 2016-12-27 | 2017-05-31 | 东莞新能德科技有限公司 | A kind of deadlock detection method, device and circuit |
CN106953735A (en) * | 2017-04-27 | 2017-07-14 | 珠海格力电器股份有限公司 | Iic bus unlocking method and the communication system based on iic bus |
CN107562668A (en) * | 2017-08-31 | 2018-01-09 | 广东欧珀移动通信有限公司 | Bus deadlock recovery system and method |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110488960A (en) * | 2019-07-12 | 2019-11-22 | 苏州浪潮智能科技有限公司 | A kind of Power Supply Monitoring optimization system and method |
CN110488960B (en) * | 2019-07-12 | 2021-04-02 | 苏州浪潮智能科技有限公司 | Power supply monitoring optimization system and method |
CN112306789A (en) * | 2019-07-29 | 2021-02-02 | 鸿富锦精密电子(天津)有限公司 | Power failure monitoring system and method |
CN112306789B (en) * | 2019-07-29 | 2022-08-12 | 富联精密电子(天津)有限公司 | Power failure monitoring system and method |
CN116107788A (en) * | 2023-02-15 | 2023-05-12 | 广州通康创智软件有限公司 | I2C bus fault processing method and device |
CN116107788B (en) * | 2023-02-15 | 2024-06-11 | 广州通则康威科技股份有限公司 | I2C bus fault processing method and device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN109032876A (en) | A kind of processing method, power supply and system | |
TWI506412B (en) | Power management method for server system | |
WO2017202165A1 (en) | Method of identifying fault in dc microgrid power line, device, and dc microgrid system | |
CN102761461B (en) | A kind of link health examination method and device | |
US10355963B2 (en) | Heartbeat period setting method, and terminal | |
CN111736678B (en) | Chip reset circuit, method and equipment | |
GB2573970A (en) | System and method for detecting network topology | |
EP2911339A1 (en) | Method and device for processing line detection | |
KR20180047388A (en) | Appratus for detecting electric power line state | |
CN105426171B (en) | Multiple two take the synchronization of two system and switching method, system | |
US20150276832A1 (en) | Detection of islanding condition in electricity network | |
CN104216790A (en) | Part anomaly monitoring method and electronic equipment | |
JP2018091828A (en) | System and method for synchronization of time source in protective zone of digital electric power substation | |
CN104237712A (en) | Method and device for detecting island and island processing system | |
KR102557297B1 (en) | Adapter functional test method and device, equipment, storage medium | |
EP3240233A1 (en) | Power fail safeguard method, device and system thereof | |
US9570922B2 (en) | Charging method and electronic device | |
US7619484B2 (en) | Oscillator phase matching | |
CN206057425U (en) | The adjustable DC voltage detecting system of marginal range | |
CN106649414B (en) | Method and equipment for pre-detecting data anomalies of data warehouses | |
CN104506353A (en) | Authentication management method, equipment and system | |
US20180203494A1 (en) | Method and apparatus for controlling hot plug operation of cpu in mobile terminal | |
CN113866541B (en) | Overvoltage protection test method, device and equipment for direct current converter valve power module | |
CN107087021B (en) | Master-slave server determination method and device | |
CN109728973A (en) | A kind of method, system and the server of the detection of network interface card rate |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20181218 |